



BLOCK DIAGRAM OF REGISTERS




† Shared input paths; optional on CRAY-1 A and CRAY-1 B (standard on CRAY-1 S and CRAY-1 M Series)
 †† 11g for CRAY-1 M Series

DATA FORMATS



EXCHANGE PACKAGE



Registers

- S Syndrome bits
- R'RAB Read address for error (where B is bank)
- P Program Address, 24 bits
- BA Base Address, 18 bits
- LA Limit Address, 18 bits
- XA Exchange Address, 8 bits
- VL Vector Length, 7 bits

E - Error type (bits 0,1 of n)

- 10 Uncorrectable memory
- 01 Correctable memory

R - Read mode (bits 10,11 of n)

- 00 Scalar
- 01 I/O
- 10 Vector
- 11 Fetch

Word Offset Bit M - Modes

- n+1 39 Interrupt monitor mode†
- n+3 32 MCU interrupt
- n+2 36 Interrupt on correctable memory error
- n+2 37 Interrupt on floating-point error
- n+2 38 Interrupt on uncorrectable memory error
- n+2 39 Monitor mode

Word Offset Bit F - Flags

- n+3 31 Programmable Clock Interrupt (PCI)††
- n+3 32 MCU interrupt
- n+3 33 Floating-point error
- n+3 34 Operand range error
- n+3 35 Program range error
- n+3 36 Memory error
- n+3 37 I/O interrupt
- n+3 38 Error exit
- n+3 39 Normal exit

† Supports Monitor Mode Interrupt option
 †† Supports Programmable Clock option (optional on CRAY-1 Models A and B; standard on CRAY-1 S Series and CRAY-1 M Series computers)

FATAL ERRORS

- C Name, symbol, constant or data item error
- D Double defined symbol or duplicate parameter name
- E Definition or conditional sequence illegally nested
- F Too many entries
- I Instruction placement error
- L Location field error
- N Relocatable field error
- O Operand field error
- P Programmer error
- R Result field error
- S Syntax error
- T Type error
- U Undefined symbol or operation
- V Register expression or field width error
- X Expression error

WARNING ERRORS

- W Programmer warning error
- W1 Location field symbol ignored
- W2 Bad location symbol
- W3 Expression element type error
- W4 Possible symbolic machine instruction error
- W5 Truncation error
- W6 Location field symbol not defined
- W7 Micro substitution error
- W8 Address counter boundary error
- Y1 External declaration error
- Y2 Macro or opdef redefined

CONSTANT AND DATA NOTATION

Integer constant

$\begin{pmatrix} 0 \\ D \\ X \end{pmatrix} \left[\begin{matrix} \text{integer} \\ \text{integer} \\ \text{integer} \end{matrix} \right] \begin{matrix} [S+n] \\ [E+n] \\ [D+n] \end{matrix} \begin{matrix} - \\ [S-n] \\ [D-n] \end{matrix}$

Floating-point constant

$\begin{pmatrix} 0 \\ D \\ X \end{pmatrix} \left[\begin{matrix} \text{integer} \\ \text{integer} \\ \text{integer} \end{matrix} \right] \begin{matrix} [E+n] \\ [E+n] \\ [D+n] \end{matrix} \begin{matrix} [S+n] \\ [S+n] \\ [D-n] \end{matrix}$

or

$\begin{pmatrix} 0 \\ D \\ X \end{pmatrix} \left[\begin{matrix} \text{integer} \\ \text{integer} \\ \text{integer} \end{matrix} \right] \begin{matrix} [E+n] \\ [E+n] \\ [D+n] \end{matrix} \begin{matrix} [S+n] \\ [S+n] \\ [S-n] \end{matrix}$

Character constant

$\begin{pmatrix} A \\ C \\ E \end{pmatrix} \left[\begin{matrix} \text{'character string'} \\ \text{'character string'} \\ \text{'character string'} \end{matrix} \right] \begin{matrix} [H] \\ [L] \\ [R] \end{matrix} \begin{matrix} [Z] \\ [Z] \\ [Z] \end{matrix}$

Character data

$\begin{pmatrix} A \\ C \\ E \end{pmatrix} \left[\begin{matrix} \text{'character string'} \\ \text{'character string'} \\ \text{'character string'} \end{matrix} \right] \begin{matrix} [\text{count}] \\ [\text{count}] \\ [\text{count}] \end{matrix} \begin{matrix} [H] \\ [L] \\ [R] \end{matrix} \begin{matrix} [Z] \\ [Z] \\ [Z] \end{matrix}$

Numeric data

Same as constant but may be preceded by $\begin{pmatrix} + \\ - \end{pmatrix}$

CRAY-1 CAL REFERENCE CARD

SQ-0003 J Copyright © 1976, 1977, 1978, 1979, 1980, 1981, 1983 by CRAY RESEARCH, INC.

CAL CONTROL STATEMENT

CAL,CPU=type,I=idn,L=ldn,B=bdn,E=edn,ABORT,DEBUG,options,

LIST=name,S=sdn,SYM=sym,T=bt, X=xzn.

| | | |
|---|-----------|--|
| CPU | Omitted | Machine currently executing CAL |
| | CPU=type | Specify CRAY-1 or CRAY-XMP |
| I | Omitted | Source on \$IN |
| | I=idn | Source on idn |
| L | Omitted | List output on \$OUT |
| | L=0 | No list output |
| | L=ldn | List output on ldn |
| B | Omitted | Binary on \$BLD |
| | B=0 | No binary |
| | B=bdn | Binary on bdn |
| E | Omitted | No error listing |
| | E=edn | Error list on \$OUT |
| | E=edn | Error list on edn unless edn=ldn, then ldn |
| ABORT | Omitted | Do not abort |
| | ABORT | Abort on fatal error during assembly |
| DEBUG | Omitted | Write binary record on fatal error and set fatal error flag |
| | DEBUG | Write binary record with fatal error flag clear |
| options: See options under CAL control statement in CAL Reference Manual (options overrides the LIST pseudo.) | | |
| LIST | Omitted | LIST pseudos with a null (empty) location field processed |
| | LIST | All LIST pseudos processed |
| | LIST=name | LIST pseudo instructions with a location field matching name processed |
| S | Omitted | \$\$SYSTXT |
| | S=0 | No system text |
| | S=sdn | System text on sdn |
| SYM | Omitted | No symbol table |
| | SYM | Symbol table on dataset holding binary load data |
| | SYM=sym | Symbol table on sym |
| T | Omitted | No binary system text written |
| | T=0 | No binary system text written |
| | T | Binary dataset written to \$BST |
| | T=bt | Binary system text written to bt |
| X | Omitted | No global cross-reference records written |
| | X=0 | No global cross-reference records written |
| | X | Global cross-reference records written to \$XRF |
| | X=xzn | Global cross-reference records written to xzn |

INSTRUCTIONS

| CRAY-1 | CAL | UNIT | DESCRIPTION |
|----------|-------------|------------|---|
| 000xxx | ERR | - | Error exit |
| 0000ijk | ERR exp | - | Error exit |
| 00010jk | CA,Aj Ak | - | Set the channel (Aj) current address to (Ak) and begin the I/O sequence |
| 00011jk | CL,Aj Ak | - | Set the channel (Aj) limit address to (Ak) |
| 00012jz | CI,Aj | - | Clear channel (Aj) interrupt flag |
| 00013jz | XA Aj | - | Enter XA register with (Aj) |
| 00014j0 | RT Sj | - | Enter RTC register with (Sj) |
| 00014j4 | PCI Sj | - | Enter II register with (Sj) |
| 00014j5 | CCI | - | Clear PCI request |
| 00014j6 | ECl | - | Enable PCI request |
| 00014j7 | DCI | - | Disable PCI request |
| 0020zk | VL Ak | - | Transmit (Ak) to VL register |
| 0020z0 | VL 1 | - | Transmit 1 to VL register |
| 0021zz | EPI | - | Enable interrupt on floating-point error |
| 0022zz | DPI | - | Disable interrupt on floating-point error |
| 003zjz | VM Sj | - | Transmit (Sj) to VM register |
| 003z0z | VM 0 | - | Clear VM register |
| 004zzz | EX | - | Normal exit |
| 004ijk | EX exp | - | Normal exit |
| 005zjk | J BjK | - | Jump to (BjK) |
| 006ijk | J exp | - | Jump to exp |
| 007ijk | R exp | - | Return jump to exp; set B00 to P. |
| 010ijk | JAZ exp | - | Branch to exp if (A0)=0 |
| 011ijk | JAN exp | - | Branch to exp if (A0)≠0 |
| 012ijk | JAP exp | - | Branch to exp if (A0)≥0 |
| 013ijk | JAM exp | - | Branch to exp if (A0)<0 |
| 014ijk | JSZ exp | - | Branch to exp if (S0)=0 |
| 015ijk | JSN exp | - | Branch to exp if (S0)≠0 |
| 016ijk | JSP exp | - | Branch to exp if (S0)≥0 |
| 017ijk | JSM exp | - | Branch to exp if (S0)<0 |
| 00020ijk | Ai exp | - | Transmit exp-jk to Ai |
| 00021ijk | Ai exp | - | Transmit exp-ones complement of jk to Ai |
| 00022ijk | Ai exp | - | Transmit exp-jk to Ai |
| 023ijk | Ai Sj | - | Transmit (Sj) to Ai |
| 024ijk | Ai BjK | - | Transmit (BjK) to Ai |
| 025ijk | BjK Ai | - | Transmit (Ai) to BjK |
| 026ij0 | Ai PSj | Pop/LZ | Population count of (Sj) to Ai |
| 026ij1 | Ai Qsj | Pop/LZ | Population count parity of (Sj) to Ai |
| 027ijz | Ai ZSj | Pop/LZ | Leading zero count of (Sj) to Ai |
| 030ijk | Ai Aj+Ak | A Int Add | Integer sum of (Aj) and (Ak) to Ai |
| 030i0k | Ai Ak | A Int Add | Transmit (Ak) to Ai |
| 030i10 | Ai Aj+1 | A Int Add | Integer sum of (Aj) and 1 to Ai |
| 031ijk | Ai Aj-Ak | A Int Add | Integer difference of (Aj) less (Ak) to Ai |
| 031i00 | Ai -1 | A Int Add | Transmit -1 to Ai |
| 031i0k | Ai -Ak | A Int Add | Transmit the negative of (Ak) to Ai |
| 031i10 | Ai Aj-1 | A Int Add | Integer difference of (Aj) less 1 to Ai |
| 032ijk | Ai Aj*Ak | A Int Mult | Integer product of (Aj) and (Ak) to Ai |
| 033i0z | Ai CI | - | Channel number to Ai (j=0) |
| 033ij0 | Ai CA,Aj | - | Address of channel (Aj) to Ai (j=0; k=0) |
| 033ij1 | Ai CE,Aj | - | Error flag of channel (Aj) to Ai (j=0; k=1) |
| 034ijk | BjK,Ai ,A0 | Memory | Read (Ai) words to B register jk from (A0) |
| 034ijk | BjK,Ai 0,A0 | Memory | Read (Ai) words to B register jk from (A0) |
| 035ijk | ,A0 BjK,Ai | Memory | Store (Ai) words at B register jk to (A0) |
| 035ijk | 0,A0 BjK,Ai | Memory | Store (Ai) words at B register jk to (A0) |
| 036ijk | TjK,Ai ,A0 | Memory | Read (Ai) words to T register jk from (A0) |
| 036ijk | TjK,Ai 0,A0 | Memory | Read (Ai) words to T register jk from (A0) |
| 037ijk | ,A0 TjK,Ai | Memory | Store (Ai) words at T register jk to (A0) |
| 037ijk | 0,A0 TjK,Ai | Memory | Store (Ai) words at T register jk to (A0) |

| CRAY-1 | CAL | UNIT | DESCRIPTION |
|--------|-------------|-----------|--|
| 040ijk | Si exp | - | Transmit jk to Si |
| 041ijk | Si exp | - | Transmit exp-ones complement of jk to Si |
| 042ijk | Si <exp | S Logical | Form ones mask exp bits in Si from the right; jk field gets 64-exp. |
| 042ijk | Si >exp | S Logical | Form zeros mask exp bits in Si from the left; jk field gets exp. |
| 042i77 | Si 1 | S Logical | Enter 1 into Si |
| 042i00 | Si -1 | S Logical | Enter -1 into Si |
| 043ijk | Si >exp | S Logical | Form ones mask exp bits in Si from the left; jk field gets exp. |
| 043ijk | Si <exp | S Logical | Form zeros mask exp bits in Si from the right; jk field gets 64-exp. |
| 044i00 | Si 0 | S Logical | Clear Si |
| 044ijk | Si Sj&Sk | S Logical | Logical product of (Sj) and (Sk) to Si |
| 044ijk | Si Sj&SB | S Logical | Sign bit of (Sj) to Si |
| 044ijk | Si SB&Sj | S Logical | Sign bit of (Sj) to Si (j≠0) |
| 045ijk | Si !Sk&Sj | S Logical | Logical product of (Sj) and ones complement of (Sk) to Si |
| 045ijk | Si !SB&Sj | S Logical | (Sj) with sign bit cleared to Si |
| 046ijk | Si Sj^Sk | S Logical | Logical difference of (Sj) and (Sk) to Si |
| 046ijk | Si Sj^SB | S Logical | Toggle sign bit of Sj, then enter into Si |
| 046ijk | Si SB^Sj | S Logical | Toggle sign bit of Sj, then enter into Si (j≠0) |
| 047ijk | Si !Sj^Sk | S Logical | Logical equivalence of (Sk) and (Sj) to Si |
| 047i0k | Si !Sk | S Logical | Transmit ones complement of (Sk) to Si |
| 047ijk | Si !Sj^SB | S Logical | Logical equivalence of (Sj) and sign bit to Si |
| 047ijk | Si !SB^Sj | S Logical | Logical equivalence of (Sj) and sign bit to Si (j≠0) |
| 047i00 | Si !SB | S Logical | Enter ones complement of sign bit into Si |
| 050ijk | Si Sj^Si&Sk | S Logical | Logical product of (Si) and (Sk) complement ORed with logical product of (Sj) and (Sk) to Si |
| 050ijk | Si Sj^Si&SB | S Logical | Scalar merge of (Si) and sign bit of (Sj) to Si |
| 051ijk | Si Sj^Sk | S Logical | Logical sum of (Sj) and (Sk) to Si |
| 051i0k | Si Sk | S Logical | Transmit (Sk) to Si |
| 051ijk | Si Sj^SB | S Logical | Logical sum of (Sj) and sign bit to Si |
| 051ijk | Si SB^Sj | S Logical | Logical sum of (Sj) and sign bit to Si (j≠0) |
| 051i00 | Si SB | S Logical | Enter sign bit into Si |
| 052ijk | S0 Si^exp | S Shift | Shift (Si) left exp-jk places to S0 |
| 053ijk | S0 Si>exp | S Shift | Shift (Si) right exp-64-jk places to S0 |
| 054ijk | Si Si^exp | S Shift | Shift (Si) left exp-jk places |
| 055ijk | Si Si>exp | S Shift | Shift (Si) right exp-64-jk places |
| 056ijk | Si Si,Sj^Ak | S Shift | Shift (Si and Sj) left (Ak) places to Si |
| 056ijk | Si Si,Sj^1 | S Shift | Shift (Si and Sj) left one place to Si |
| 056i0k | Si Si^Ak | S Shift | Shift (Si) left (Ak) places to Si |
| 057ijk | Si Sj,Si^Ak | S Shift | Shift (Sj and Si) right (Ak) places to Si |
| 057ijk | Si Sj,Si^1 | S Shift | Shift (Sj and Si) right one place to Si |
| 057i0k | Si Si^Ak | S Shift | Shift (Si) right (Ak) places to Si |
| 060ijk | Si Sj+Sk | S Int Add | Integer sum of (Sj) and (Sk) to Si |
| 061ijk | Si Sj-Sk | S Int Add | Integer difference of (Sj) and (Sk) to Si |
| 061i0k | Si -Sk | S Int Add | Transmit negative of (Sk) to Si |
| 062ijk | Si Sj+PSk | Fp Add | Floating-point sum of (Sj) and (Sk) to Si |
| 062i0k | Si +PSk | Fp Add | Normalize (Sk) to Si |
| 063ijk | Si Sj-FSk | Fp Add | Floating-point difference of (Sj) and (Sk) to Si |
| 063i0k | Si -PSk | Fp Add | Transmit normalized negative of (Sk) to Si |
| 064ijk | Si Sj*PSk | Fp Mult | Floating-point product of (Sj) and (Sk) to Si |
| 065ijk | Si Sj*HSk | Fp Mult | Half-precision rounded floating-point product of (Sj) and (Sk) to Si |
| 066ijk | Si Sj*RSk | Fp Mult | Full-precision rounded floating-point product of (Sj) and (Sk) to Si |
| 067ijk | Si Sj^ISk | Fp Mult | 2-floating-point product of (Sj) and (Sk) to Si |
| 070ijz | Si /HSj | Fp Rcpl | Floating-point reciprocal approximation of (Sj) to Si |
| 071i0k | Si Ak | - | Transmit (Ak) to Si with no sign extension |

| CRAY-1 | CAL | UNIT | DESCRIPTION |
|---------|-------------|-----------|---|
| 071i1k | Si +Ak | - | Transmit (Ak) to Si with sign extension |
| 071i2k | Si +PAk | - | Transmit (Ak) to Si as unnormalized floating-point number |
| 071i3z | Si 0.6 | - | Transmit constant 0.75*2**48 to Si |
| 071i4z | Si 0.4 | - | Transmit constant 0.5 to Si |
| 071i5z | Si 1. | - | Transmit constant 1.0 to Si |
| 071i6z | Si 2. | - | Transmit constant 2.0 to Si |
| 071i7z | Si 4. | - | Transmit constant 4.0 to Si |
| 072izz | Si RT | - | Transmit (RTC) to Si |
| 073izz | Si VM | - | Transmit (VM) to Si |
| 074ijk | Si TjK | - | Transmit (TjK) to Si |
| 075ijk | TjK Si | - | Transmit (Si) to TjK |
| 076ijk | Si Vj,Ak | - | Transmit (Vj, element (Ak)) to Si |
| 077ijk | Vi,Ak Sj | - | Transmit (Sj) to Vi element (Ak) |
| 077i0k | Vi,Ak 0 | - | Clear Vi element (Ak) |
| 10hi0k | Ai exp,Ah | Memory | Read from ((Ah)+exp) to Ai (A0=0) |
| 100ijk | Ai exp,0 | Memory | Read from (exp) to Ai |
| 100ijk | Ai exp, | Memory | Read from (exp) to Ai |
| 10hi000 | Ai ,Ah | Memory | Read from (Ah) to Ai |
| 11hi0k | exp,Ah Ai | Memory | Store (Ai) to (Ah)+exp (A0=0) |
| 110ijk | exp,0 Ai | Memory | Store (Ai) to exp |
| 110ijk | exp, Ai | Memory | Store (Ai) to exp |
| 11hi000 | ,Ah Ai | Memory | Store (Ai) to (Ah) |
| 12hi0k | Si exp,Ah | Memory | Read from ((Ah)+exp) to Si (A0=0) |
| 120ijk | Si exp,0 | Memory | Read from (exp) to Si |
| 120ijk | Si exp, | Memory | Read from (exp) to Si |
| 12hi000 | Si ,Ah | Memory | Read from (Ah) to Si |
| 13hi0k | exp,Ah Si | Memory | Store (Si) to (Ah)+exp (A0=0) |
| 130ijk | exp,0 Si | Memory | Store (Si) to exp |
| 130ijk | exp, Si | Memory | Store (Si) to exp |
| 13hi000 | ,Ah Si | Memory | Store (Si) to (Ah) |
| 140ijk | Vi Sj^Vk | V Logical | Logical products of (Sj) and (Vk) to Vi |
| 141ijk | Vi Vj^Vk | V Logical | Logical products of (Vj) and (Vk) to Vi |
| 142ijk | Vi Sj^Vk | V Logical | Logical sums of (Sj) and (Vk) to Vi |
| 142i0k | Vi Vk | V Logical | Transmit (Vk) to Vi |
| 143ijk | Vi Vj^Vk | V Logical | Logical sums of (Vj) and (Vk) to Vi |
| 144ijk | Vi Sj^Vk | V Logical | Logical differences of (Sj) and (Vk) to Vi |
| 145ijk | Vi Vj^Vk | V Logical | Logical differences of (Vj) and (Vk) to Vi |
| 145i0k | Vi 0 | V Logical | Clear Vi |
| 146ijk | Vi Sj^Vk&VM | V Logical | Transmit (Sj) if VM bit=1; (Vk) if VM bit=0 to Vi. |
| 146i0k | Vi !VM&Vk | V Logical | Vector merge of (Vk) and 0 to Vi |
| 147ijk | Vi Vj^Vk&VM | V Logical | Transmit (Vj) if VM bit=1; (Vk) if VM bit=0 to Vi. |
| 150ijk | Vi Vj^Ak | V Shift | Shift (Vj) left (Ak) places to Vi |
| 150i10 | Vi Vj^1 | V Shift | Shift (Vj) left one place to Vi |
| 151ijk | Vi Vj^Ak | V Shift | Shift (Vj) right (Ak) places to Vi |
| 151i10 | Vi Vj^1 | V Shift | Shift (Vj) right one place to Vi |
| 152ijk | Vi Vj,Vj^Ak | V Shift | Double shift (Vj) left (Ak) places to Vi |
| 152i10 | Vi Vj,Vj^1 | V Shift | Double shift (Vj) left one place to Vi |
| 153ijk | Vi Vj,Vj^Ak | V Shift | Double shift (Vj) right (Ak) places to Vi |
| 153i10 | Vi Vj,Vj^1 | V Shift | Double shift (Vj) right one place to Vi |
| 154ijk | Vi Sj+Vk | V Int Add | Integer sums of (Sj) and (Vk) to Vi |
| 155ijk | Vi Vj+Vk | V Int Add | Integer sums of (Vj) and (Vk) to Vi |
| 156ijk | Vi Sj-Vk | V Int Add | Integer differences of (Sj) and (Vk) to Vi |
| 156i0k | Vi -Vk | V Int Add | Transmit negative of (Vk) to Vi |
| 157ijk | Vi Vj-Vk | V Int Add | Integer differences of (Vj) and (Vk) to Vi |
| 160ijk | Vi Sj^FVk | Fp Mult | Floating-point products of (Sj) and (Vk) to Vi |

| CRAY-1 | CAL | UNIT | DESCRIPTION |
|-----------|-----------|-----------|---|
| 161ijk | Vi Vj^FVk | Fp Mult | Floating-point products of (Vj) and (Vk) to Vi |
| 162ijk | Vi Sj^FVk | Fp Mult | Half-precision rounded floating-point products of (Sj) and (Vk) to Vi |
| 163ijk | Vi Vj^FVk | Fp Mult | Half-precision rounded floating-point products of (Vj) and (Vk) to Vi |
| 164ijk | Vi Sj^FVk | Fp Mult | Rounded floating-point products of (Sj) and (Vk) to Vi |
| 165ijk | Vi Vj^FVk | Fp Mult | Rounded floating-point products of (Vj) and (Vk) to Vi |
| 166ijk | Vi Sj^IVk | Fp Mult | 2-floating-point products of (Sj) and (Vk) to Vi |
| 167ijk | Vi Vj^IVk | Fp Mult | 2-floating-point products of (Vj) and (Vk) to Vi |
| 170i0k | Vi +FVk | Fp Add | Normalize (Vk) to Vi |
| 171ijk | Vi Vj^FVk | Fp Add | Floating-point sums of (Vj) and (Vk) to Vi |
| 172ijk | Vi Sj-FVk | Fp Add | Floating-point differences of (Sj) and (Vk) to Vi |
| 172i0k | Vi -FVk | Fp Add | Transmit normalized negatives of (Vk) to Vi |
| 173ijk | Vi Vj-FVk | Fp Add | Floating-point differences of (Vj) and (Vk) to Vi |
| 174i00 | Vi /HVj | Fp Rcpl | Floating-point reciprocal approximations of (Vj) to Vi |
| \$5174ij1 | Vi PVj | V Pop | Population counts of (Vj) to Vi |
| \$5174ij2 | Vi OVj | V Pop | Population count parities of (Vj) to Vi |
| 175z00 | VM Vj,z | V Logical | VM=1 where (Vj)=0 |
| 175zj1 | VM Vj,N | V Logical | VM=1 where (Vj)≠0 |
| 175zj2 | VM Vj,P | V Logical | VM=1 where (Vj) positive |
| 175zj3 | VM Vj,M | V Logical | VM=1 where (Vj) negative |
| 176izk | Vi ,A0,Ak | Memory | Read (VL) words to Vi from (A0) incremented by (Ak) |
| 176iz0 | Vi ,A0,1 | Memory | Read (VL) words to Vi from (A0) incremented by 1 |
| 177zjk | ,A0,Ak Vj | Memory | Store (VL) words from Vj to (A0) incremented by (Ak) |
| 177zj0 | ,A0,1 Vj | Memory | Store (VL) words from Vj to (A0) incremented by 1 |

* Special syntax form
 ** Privileged to monitor mode
 *** Generated depending on value of exp
 \$ Programmable clock (optional on CRAY-1 Models A and B)
 \$\$ Vector Population Count (optional on CRAY-1 Models A and B)
 = Field not used by hardware; assembler generates zero in this position.

| REGISTER | VALUE | LOGICAL OPERATORS |
|--------------|-----------------|-------------------|
| Ah, h=0 | 0 | & 0101 |
| Ai, i=0 (A0) | (A0) | AND 1100 0100 |
| Aj, j=0 | 0 | ! 0101 |
| Ak, k=0 | 1 | OR 1100 1101 |
| Si, i=0 (S0) | (S0) | \ 0101 |
| Sj, j=0 | 0 | XOR 1100 1001 |
| Sk, k=0 | 2 ⁶³ | |