


GATE ARRAY PINOUTS

- (A) 5/6, 8/7 = 13 14 15 16 + 9 10 11 + 1 2 3
 (B) 10/9, 7/8, 6/5 = 11 13 + 14 15 + 16 1 + 2 3
 (C) 7/8 = 5 6 + 9 10 + 11 13 + 14 15 + 16 1 + 2 3
 (D) 7/8 = 2 6 5 1 16 9 13 14 11 15 10 3
 Marco P6 = C5 C4 C3 C2 C1 C0 E5 E4 E3 E2 E1 G
 (E) 5/6, 8/7, 9/10, 14/13, 15/16, 1/2 = 3 11
 (F) 10 9 8 7 1 16 15 14 = DCD(2 3 5)/13 11 6 = (13 11)
 (G) 10/9, 7/8, 6/5 = SUM(11 13 14, -) /3 2 1
 16/15 = 11 13 14
 (H) 8/7 = 6 5 3 2 1 16
 9/10 = 11 13 14 15
 (I) 10/9 = 11 13 14
 6/5 = 3 2 1
 8/7 = 15 16
 (J) 8/7 = 6 5
 9/10 = 11 5
 16/15 = 14 13
 1/2 = 3 13
 (K) 9/10 = 13 14 11 + 15 16 3
 7/8 = 1 2 11 + 5 6 3
 (L) 8/7 = 6 5;13
 9/10 = 11 5;13
 16/15 = 14 5;13
 1/2 = 3 5;13
 (M) 6/5, 7/8, 10/9 = 15 16 1 + 11 14 + 2 3;13
 (N) 10/9 = 3 15 16 5 8 11 1 6 7 14 2;13
 Marco P5 = C4 C3 C2 C1 C0 E4 E3 E2 E1 F G
 (O) 15/16 = MUX (14 1):DCD(5);13
 10/9 = MUX (11 8):DCD(5);13
 7/6 = MUX (2 3):DCD(5);13
 (P) 2/3 = 15 10 + 16 11 + 1 14;13
 5/6 = 7 10 + 8 11 + 9 14;13
 (Q) 7/8 = SUM (14, 15, 16): (3, 2, 1)
 5/6 = CARY (14, 15, 16): (3, 2, 1)
 10/9 = 11 13
 (R) 14 = 12:DCD(6 7 9 10)/3 + 13
 15 = 11:DCD(6 7 9 10)/3 + 13
 1 = 4:DCD(6 7 9 10)/3 + 13
 2 = 5:DCD(6 7 9 10)/3 + 13
 (S) 1 = 17:DCD(14 13 12 11 10 8 7 6 5 4 3 2)/16 + 15
 (T) 2/1 = SUM (8, 7, 3): (5, 14, 6);13
 16/15 = CARY (8, 7, 3): (5, 14, 6);13
 9/10 = 11;13
 (U) 7/8 = MUX (1 16 13 5):DCD (3 2)/6
 10/9 = MUX (1 16 13 5):DCD (14 15)/11
 (W) 5/6, 8/7, 9/10, 14/13, 15/16, 1/2 = 3 11
 (Y) 7/8, 6/5 = 10 9 + 14 15 + 16 1 + 2 3 + 11;13
 (8) 3 = 1
 2 = 16
 11 = 14
 10 = 13
 7 = 9
 6 = 8
 (15) 6 = 7*8*9*10*11*13*15*16*14*1*2*3*

EXCHANGE PACKAGE



Register	1 CPU	2 CPUs	4 CPUs
CSB	Read address for error, (CS) 61-59	61-57	61-58
	(B) 56-54	56-54	57-54
	(SEC) 53-52	53-52	53-52
IBA	Instruction Base Address 47-29	47-29	47-30
ILA	Instruction Limit Address 47-29	47-29	47-30
DBA	Data Base Address 47-29	47-29	47-30
CLN	Cluster Number 25-24	25-24	26-24
S	Syndrome bits 59-52	59-52	59-52
P	Program address 47-24	47-24	47-24
XA	Exchange address 47-40	47-40	47-40
VL	Vector Length 39-33	39-33	39-33
PS	Program State 28	28	28

PN	Processor Number (If 2 bits in master select = 00)
00	Executed in CPU 0 10 Executed in CPU 2
01	Executed in CPU 1 11 Executed in CPU 3

E	Error Type
10	Uncorrectable memory error
01	Correctable memory error

R	Read Mode
00	I/O
01	Scalar reference 100-137
10	Vector, B, or T
11	Instruction fetch or exchange

VNU	Vector Not Used
1	Instructions 076, 077, or 140-177 have not been used

ESVL	Enable Second Vector Logical
1	Instructions 140-145 can select the Second Vector Logical unit

EAM	Enhanced Addressing Mode
1	Instructions 100-137 will sign extend

M Mode Register

Word	Bit	Description
n+1	28	WS Waiting on Semaphore
n+1	27	FPS Floating-point Error Status
n+1	26	BDM Bidirectional Memory access
n+1	25	SEI Select for External Interrupt†
n+1	24	IMM Interrupt Monitor Mode
n+2	28	IOR Interrupt on Operand Range error
n+2	27	ICM Interrupt on Correctable Memory error
n+2	26	IFP Interrupt on Floating-point error
n+2	25	IUM Interrupt on Uncorrectable Memory error
n+2	24	MM Monitor Mode

F Flag Register (Word N+3)

Word	Bits	Description
n+3	49	ICP Interrupt from Internal CPU†
n+3	48	DL Deadlock†
n+3	32	PCI Programmable Clock Interrupt
n+3	31	MCU MCU Interrupt (MIOP)
n+3	30	FPE Floating-point Error
n+3	29	ORE Operand Range Error
n+3	28	PRE Program Range Error
n+3	27	ME Memory Error
n+3	26	IOI I/O Interrupt
n+3	25	EEX Error Exit (000)
n+3	24	NEX Normal Exit (004)
n+4	28	PS Program State
n+4	26-24	CLN Cluster Number register†

† Bits not used on single processors

FUNCTIONAL UNITS

Functional Unit	Unit Time (Clock Periods)	Instructions
Address Integer Add	1	030, 031
Address Integer Multiply	3	032
Scalar Integer Add	2	060, 061
Scalar Logical	< 1	042 - 051
Scalar Shift Single	1	052 - 055
Scalar Shift Double	2	056, 057
Scalar Pop/Parity/	3	026
Leading Zero	2	027
Vector Integer Add	2	154 - 157
Full Vector Logical	1	140 - 147, 175
Second Vector Logical	3	140 - 145
Vector Shift	2	150, 151, 153
Vector Shift Double Left	3	152
Vector Pop/Parity	4	174j1, 174j2
Floating-point Add	5	062, 063, 170 - 173
Floating-point Multiply	6	064 - 067, 160 - 167
Floating-point Reciprocal	13	070, 174j0
Memory (Scalar)		
Two and four processor	13	100 - 130
Single processor	16	100 - 130

CRAY, CRAY-1, and SSD are registered trademarks and APML, CFT, CFT77, CFT2, COS, CRAY-2, CRAY X-MP, CSIM, IOS, SEGLDR, SID, SUPERLINK, SUPERLINK/ISP, and UNICOS are trademarks of Cray Research, Inc.

CRAY X-MP LOSP CHANNELS

LOSP	Cables
10	LOSP 0 Input
11	LOSP 0 Output control
12	LOSP 1 Input
13	LOSP 1 Output
14	LOSP 2 Input
15	LOSP 2 Output
16	LOSP 3 Input
17	LOSP 3 Output

LOSP	1 CPU	2 CPUs	4 CPUs
Channels available	10 - 17	10 - 17	10 - 17
	or		
	10 - 13		

HISP 1 and 2 CPUs	Cables
HISP A pair	HISP 0 In A1 Data In A2 Data In A3 Data In A4 Control In A5 Control
	HISP 0 Out B1 Data Out B2 Data Out B3 Data Out B4 Control
HISP B pair	HISP 2 In E1 Data In E2 Data In E3 Data In E4 Control In E5 Control
	HISP 2 Out F1 Data Out F2 Data Out F3 Data Out F4 Control

HISP 4 CPUs	Cables
HISP C pair	HISP 4 In I1 Data In I2 Data In I3 Data In I4 Control In I5 Control
	HISP 4 Out J1 Data Out J2 Data Out J3 Data Out J4 Control
HISP D pair	HISP 6 In M1 Data In M2 Data In M3 Data In M4 Control In M5 Control
	HISP 6 Out N1 Data Out N2 Data Out N3 Data Out N4 Control

VARIOUS MCU BASIC COMMANDS

- DS - Dead Start
- MC - Master Clear
- DR - Display Right
- DL - Display Left
- DX - Display Exchange Package
- DT - Display Text
- DF - Display Forward
- DB - Display Backward
- DE - Display Memory Error
- S - Set Memory/Parcel
- S+ - Set Memory/Parcel + 1
- :FI - Display All Files
- :LO - Load File Or (/)
- :SA - Save File
- :DE - Delete File
- :RE - Stop Refresh
- :SN - Snap Display
- :KI - Kill Mode
- :TD - Test Dead Mode
- :DD - Dead Dump Mode
- :TB - Test Basic Mode
- :RU - Run Mode

MONITORS

Sample MTA / M1 Scope Loop	MTA Parameters
/MTA P = 200-0 200 060123 7, 40-0 6, 200-0 S2 = 000000 000017 177777 177777 S3 = 000000 000000 000000 000001	DX 0 = Uses Exchange Package 0 40-0 = Subroutine to load A and S register into memory and output 4K to MCU 70-0 = Subroutine to clear A and S register 200-0 = Start user code All codes execute in monitor mode


Sample MTI Scope Loop	MTI Parameters
/MTI P = 200-0 200 060123 030770 6,200-0 S2 = 000000 000017 177777 177777 S3 = 000000 000000 000000 000001	DX 120 = Current Ex Pkg DX 140 = Initial Ex Pkg DX 160 = Active Ex Pkg Loc 27 = 1 Allows current Ex Pkg to become Initial Ex Pkg during DS

Sample MTX Scope Loop	MTX Parameters
/MTX P = 1000-0 1000 060134 046012 014,1010-0 1001 030660 6,1000-0 1010 030770 6,1000-0 S2 = 000000 000020 000000 000000 S3 = 000000 000017 177777 177777 S4 = 000000 000000 000000 000001	Loc 60 = Monitor Type 0 = On-Line 1 = MTA P = 200-0 In DX 0 2 = MTI P = 300-0 In DX 0 Loc 70 = Memory size Loc 71 = Number of banks Loc 400 = Memory Error Table


Sample AMP2 Scope Loop	AMP2 Parameters
/AMP2 P = 200-0 200 060123 030770 6,200-0 S2 = 000000 000017 177777 177777 S3 = 000000 000000 000000 000001 Running in CPU 0 and CPU 1	DX 100 = Test Ex Pkg CPU 0 DX 120 = Test Ex Pkg CPU 1 DX 140 = Initial Ex Pkg CPU 0 DX 160 = Initial Ex Pkg CPU 1

SAMPLE AMP4 Scope Loop	AMP4 Parameters
/AMP4 /MTX 1000 P = 1000-0 IBA = 1000 2000 060123 030770 6,1000-0 S2 = 000000 000017 177777 177777 S3 = 000000 000000 000000 000001 Running in all CPUs	DX 220, 320, 420, 520 CPU 0-3 Test Ex Pkg DX 240, 340, 440, 540, CPU 0-3 initial Ex Pkg


Run Monitor	Diagnostic Codes
1. :KI	1 = MTA
2. :RU :Run (varies with system)	2 = Amp2 or 2 CPU version
3. DT 7600	3 = MTI Monitor
4. PROCA (for 4 CPUs) or PROC 1 (for 2 CPUs)	4 = Amp4 or 4 CPU version
5. CPU 0 - Select CPU (0-3)	5 = MTX or "Special" Monitor
6. TL1, TL2, and TL3	/ = Command Buffer :GO /
7. Start	
8. Repeat step 5 - 7 for all CPUs	
9. Drop or Drop 'n' (unloads 'n' or all from TL1, TL2, and TL3)	
10. Stop or Stop 'n' (stops execution of 'n' or all from TL1, TL2, and TL3)	
11. TLA 3SR3 (or diagnostic name) loads all cells with that diagnostic (some tests are too long for cell 17 and will fall out)	



DATA FORMATS



EXPONENT RANGE



FLOATING-POINT RANGE ERRORS


Floating Add or Floating Multiply
Underflow = 0 0---0 0-----0
Sign Exponent Coefficient, no flag
Overflow = 0 60000 Calculated
Sign Exponent Coefficient, flag set
Floating-Point Reciprocal
Underflow = 0 60000 Calculated
Sign Exponent Coefficient, 2 ⁴⁷ = 0 and flag set
Overflow = 0 60000 Calculated
Sign Exponent Coefficient, 2 ⁴⁷ = 0 and flag set



CRAY X-MP CAL VERSION 1 HARDWARE REFERENCE CARD

CMQ0105010 Copyright © 1986 by CRAY RESEARCH, INC.

CRAY X-MP BLOCK DIAGRAM



INSTRUCTIONS

CRAY X-MP	CAL	Unit	Description
000000	ERR	N/A	Error exit
†0010j	CA,Aj Ak	N/A	Set channel (Aj) CA register to (Ak) and begin I/O sequence
†0011j	CL,Aj Ak	N/A	Set channel (Aj) CL register to (Ak)
†0012j	CI,Aj	N/A	Clear channel (Aj) Interrupt and Error flags; clear device Master Clear (output channel)
†0012j1	MC,Aj	N/A	Clear channel (Aj) Interrupt and Error flags; set device Master Clear (output channel); clear device ready-held (input channel)
†0013j	XA Aj	N/A	Enter XA register with (Aj)
†0014j	RT Sj	N/A	Enter RTC register with (Sj)
†0014j1	†SIPI exp	N/A	Set interprocessor interrupt request of CPU exp, 0 ≤ exp ≤ 5 (0 = no-op)
†0014j2	†CIPI	N/A	Clear interprocessor interrupt
†0014j3	CLN exp	N/A	Select CLN register exp, 0 ≤ exp ≤ 5 (0 = no-op)
†0014j4	PCI Sj	N/A	Enter II register with (Sj)
†0014j5	CCI	N/A	Clear programmable clock interrupt (PCI) request
†0014j6	ECl	N/A	Enable PCI request
†0014j7	DCI	N/A	Disable PCI request
†0015j	††	N/A	Select performance monitor
†0015j1	††	SECDED	Set maintenance read mode; must be in maintenance mode (MM)
†0015j11	††	SECDED	Load diagnostic check byte with S1; must be in MM
†0015j2	††	SECDED	Set maintenance write mode 1; must be in MM
†0015j3	††	SECDED	Set maintenance write mode 2; must be in MM
00200k	VL Ak	N/A	Transmit (Ak) to VL register
†00200k	VL 1	N/A	Transmit 1 to VL register
002100	EFI	N/A	Enable interrupt on floating-point error
002200	DFI	N/A	Disable interrupt on floating-point error
002300	ERI	N/A	Enable operand range error interrupts
002400	DRI	N/A	Disable operand range error interrupts
002500	DBM	N/A	Disable bidirectional memory transfers
002600	EBM	N/A	Enable bidirectional memory transfers
002700	CMR	N/A	Complete memory references
0030j	VM Sj	N/A	Transmit (Sj) to VM register
†003000	VM 0	N/A	Clear VM register
0034jk	SMjk 1,TS	N/A	Test & set semaphore jk 0 ≤ jk ≤ 37 ₈
0036jk	SMjk 0	N/A	Clear semaphore jk 0 ≤ jk ≤ 37 ₈
0037jk	SMjk 1	N/A	Set semaphore jk 0 ≤ jk ≤ 37 ₈
004000	EX	N/A	Normal exit
0050j	J Bj	N/A	Jump to (Bj)
006ijk	J exp	N/A	Jump to exp
007ijk	R exp	N/A	Return jump to exp; set B00 to (P) + 2
010ijk	JAZ exp	N/A	Branch to exp if (A0) = 0 (bit 2 ² of i = 0)
011ijk	JAN exp	N/A	Branch to exp if (A0) ≠ 0 (bit 2 ² of i = 0)
012ijk	JAP exp	N/A	Branch to exp if (A0) positive; 0 is positive (bit 2 ² of i = 0)
013ijk	JAM exp	N/A	Branch to exp if (A0) negative (bit 2 ² of i = 0)
014ijk	JSZ exp	N/A	Branch to exp if (S0) = 0 (bit 2 ² of i = 0)
015ijk	JSN exp	N/A	Branch to exp if (S0) ≠ 0 (bit 2 ² of i = 0)
016ijk	JSP exp	N/A	Branch to exp if (S0) positive; 0 is positive (bit 2 ² of i = 0)
017ijk	JSM exp	N/A	Branch to exp if (S0) negative (bit 2 ² of i = 0)
010ijk	†Ah exp	N/A	Transmit exp = ijk to A0 (bit 2 ² of i = 1)
011ijk	†Ah exp	N/A	Transmit exp = ijk to A1 (bit 2 ² of i = 1)
012ijk	†Ah exp	N/A	Transmit exp = ijk to A2 (bit 2 ² of i = 1)

CRAY X-MP	CAL	Unit	Description
045ijk	Si #Sk&Sj	S Logical	Logical product of (Sj) and ones complement of (Sk) to Si
†045ij	Si #SB&Sj	S Logical	(Sj) with sign bit cleared to Si
046ijk	Si Sj/Sk	S Logical	Logical difference of (Sj) and (Sk) to Si
†046ij	Si Sj/SB	S Logical	Toggle sign bit of Sj, then enter into Si
†046ij	Si SB/Sj	S Logical	Toggle sign bit of Sj, then enter into Si (j ≠ 0)
047ijk	Si #Sj/Sk	S Logical	Logical equivalence of (Sk) and (Sj) to Si
†047i	Si #Sk	S Logical	Transmit ones complement of (Sk) to Si
†047ij	Si #Sj/SB	S Logical	Logical equivalence of (Sj) and sign bit to Si
†047ij	Si #SB/Sj	S Logical	Logical equivalence of (Sj) and sign bit to Si (j ≠ 0)
†047i00	Si #SB	S Logical	Enter ones complement of sign bit into Si
050ijk	Si Sj/Si&Sk	S Logical	Logical product of (Si) and (Sk) complement ORed with logical product of (Si) and (Sk) to Si
†050ij	Si Sj/Si&SB	S Logical	Scalar merge of (Si) and sign bit of (Sj) to Si
051ijk	Si Sj/Sk	S Logical	Logical sum of (Sj) and (Sk) to Si
†051i	Si Sk	S Logical	Transmit (Sk) to Si
†051ij	Si Sj/SB	S Logical	Logical sum of (Sj) and sign bit to Si
†051ij	Si SB/Sj	S Logical	Logical sum of (Sj) and sign bit to Si (j ≠ 0)
†051i00	Si SB	S Logical	Enter sign bit into Si
052ijk	S0 Si < exp	S Shift	Shift (Si) left exp = jk places to S0
053ijk	S0 Si > exp	S Shift	Shift (Si) right exp = 100 ₈ - jk places to S0
054ijk	Si Si < exp	S Shift	Shift (Si) left exp = jk places to Si
055ijk	Si Si > exp	S Shift	Shift (Si) right exp = 100 ₈ - jk places to Si
056ijk	Si Si,Sj < Ak	S Shift	Shift (Si) and (Sj) left (Ak) places to Si
†056i	Si Si,Sj < 1	S Shift	Shift (Si) and (Sj) left one place to Si
†056i0	Si Si < Ak	S Shift	Shift (Si) left (Ak) places to Si
057ijk	Si Sj,Si > Ak	S Shift	Shift (Sj) and (Si) right (Ak) places to Si
†057ij	Si Sj,Si > 1	S Shift	Shift (Sj) and (Si) right one place to Si
†057i0	Si Si > Ak	S Shift	Shift (Si) right (Ak) places to Si
060ijk	Si Sj + Sk	S Int Add	Integer sum of (Sj) and (Sk) to Si
†060i0	Si Sk	S Int Add	Transmit (Sk) to Si
†060ij	Si Sj + S0	S Int Add	Integer sum of 2 ⁶³ and (Sj) to Si
061ijk	Si Sj - Sk	S Int Add	Integer difference of (Sj) and (Sk) to Si
†061i0	Si -Sk	S Int Add	Transmit negative of (Sk) to Si
†061ij	Si Sj - S0	S Int Add	Integer difference of (Sj) and 2 ⁶³ to Si
062ijk	Si Sj + FSK	Fp Add	Floating-point sum of (Sj) and (Sk) to Si
†062i0	Si + FSK	Fp Add	Normalize (Sk) to Si
063ijk	Si Sj - FSK	Fp Add	Floating-point difference of (Sj) and (Sk) to Si
†063i0	Si -FSK	Fp Add	Transmit normalized negative of (Sk) to Si
064ijk	Si Sj * FSK	Fp Mult	Floating-point product of (Sj) and (Sk) to Si
065ijk	Si Sj * HSK	Fp Mult	Half-precision rounded floating-point product of (Sj) and (Sk) to Si
066ijk	Si Sj * RSK	Fp Mult	Full-precision rounded floating-point product of (Sj) and (Sk) to Si
067ijk	Si Sj * ISK	Fp Mult	2 minus the floating-point product of (Sj) and (Sk) to Si
070ij	Si /HSj	Fp Recp	Floating-point reciprocal approximation of (Sj) to Si
071i0k	Si Ak	N/A	Transmit (Ak) to Si with no sign extension
0711k	Si + Ak	N/A	Transmit (Ak) to Si with sign extension
07112k	Si * Fak	N/A	Transmit (Ak) to Si as unnormalized floating-point number (exponent equals 40060)
071130	Si 0.6	N/A	Transmit constant 0.75 * 2 ⁶⁴ to Si (Si = 040060 140000 000000 000000)
071140	Si 0.4	N/A	Transmit constant 0.5 to Si (Si = 040000 100000 000000 000000)
071150	Si 1.0	N/A	Transmit constant 1.0 to Si (Si = 040001 100000 000000 000000)
071160	Si 2.0	N/A	Transmit constant 2.0 to Si (Si = 040002 100000 000000 000000)
071170	Si 4.0	N/A	Transmit constant 4.0 to Si (Si = 040003 100000 000000 000000)
072i00	Si RT	N/A	Transmit (RTC) to Si
072i02	Si SM	N/A	Transmit (SM) to Si
072ij3	Si STj	N/A	Transmit (STj) to Si
073i00	Si VM	N/A	Transmit (VM) to Si
073i01	Si SRj	N/A	Transmit (SRj) to Si (j = 0)
073i11	††	N/A	Read performance counter to Si
073i21	††	N/A	Increment performance counter
073i31	††	SECDED	Clear all maintenance modes; must be in MM
073i02	SM Si	N/A	Transmit (Si) to SM
073ij3	STj Si	N/A	Transmit (Si) to STj
074ijk	Si Tjk	N/A	Transmit (Tjk) to Si
075ijk	Tjk Si	N/A	Transmit (Si) to Tjk
076ijk	Si Vj,Ak	N/A	Transmit (Vj, element (Ak)) to Si
077ijk	Vi,Ak Sj	N/A	Transmit (Si) to Vi element (Ak)
†077i0k	Vi,Ak 0	N/A	Clear Vi element (Ak)
10hijk	Ai exp,Ah	Memory	Read from memory address ((Ah) + (ijk) + (DBA)) to Ai (Ah ≠ 0)
†100ijk	Ai exp,0	Memory	Read from memory address ((ijk) + (DBA)) to Ai (Ah = 0)
†100ijk	Ai exp	Memory	Read from memory address ((ijk) + (DBA)) to Ai (Ah = 0)
†10h000	Ai ,Ah	Memory	Read from memory ((Ah) + (DBA)) to Ai (Ah ≠ 0)
11hijk	exp,Ah Ai	Memory	Write (Ai) to memory address ((Ah) + (ijk) + (DBA)) (Ah ≠ 0)
†110ijk	exp,0 Ai	Memory	Write (Ai) to memory address ((ijk) + (DBA)) (Ah = 0)
†110ijk	exp, Ai	Memory	Write (Ai) to memory address ((ijk) + (DBA)) (Ah = 0)
†11h000	,Ah Ai	Memory	Write (Ai) to memory address ((Ah) + (DBA)) (Ah ≠ 0)
12hijk	Si exp,Ah	Memory	Read from memory address ((Ah) + (ijk) + (DBA)) to Si (Ah ≠ 0)
†120ijk	Si exp,0	Memory	Read from memory address ((ijk) + (DBA)) to Si (Ah = 0)
†120ijk	Si exp	Memory	Read from memory address ((ijk) + (DBA)) to Si (Ah = 0)
†12h000	Si ,Ah	Memory	Read from memory address ((Ah) + (DBA)) to Si (Ah ≠ 0)
13hijk	exp,Ah Si	Memory	Write (Si) to memory address ((Ah) + (ijk) + (DBA)) (Ah ≠ 0)
†130ijk	exp,0 Si	Memory	Write (Si) to memory address ((ijk) + (DBA)) (Ah = 0)
†130ijk	exp, Si	Memory	Write (Si) to memory address ((ijk) + (DBA)) (Ah = 0)
13h000	,Ah Si	Memory	Write (Si) to memory address ((Ah) + (DBA)) (Ah ≠ 0)
140ijk	Vi Sj&Vk	V Logical	Logical products of (Sj) and (Vk) to Vi
†140i0k	Vi 0	V Logical	Clear Vi
141ijk	Vi Vj&Vk	V Logical	Logical products of (Vj) and (Vk) to Vi
142ijk	Vi Sj/Vk	V Logical	Logical sums of (Sj) and (Vk) to Vi
†142i0k	Vi Vk	V Logical	Transmit (Vk) to Vi
143ijk	Vi Vj/Vk	V Logical	Logical sums of (Vj) and (Vk) to Vi
144ijk	Vi Sj/Vk	V Logical	Logical differences of (Sj) and (Vk) to Vi
†144i0k	Vi Vk	V Logical	Transmit (Vk) to Vi
145ijk	Vi Vj/Vk	V Logical	Logical differences of (Vj) and (Vk) to Vi
†145iii	Vi 0	V Logical	Clear Vi
146ijk	Vi Sj/Vk&VM	V Logical	Transmit (Sj) if VM bit = 1; (Vk) if VM bit = 0 to Vi
†146i0k	Vi #VM&Vk	V Logical	Vector merge of (Vk) and 0 to Vi
147ijk	Vi Vj/Vk&VM	V Logical	Transmit (Vj) if VM bit = 1; (Vk) if VM bit = 0 to Vi
150ijk	Vi Vj < Ak	V Shift	Shift (Vj) left (Ak) places to Vi
†150ij	Vi Vj < 1	V Shift	Shift (Vj) left one place to Vi
151ijk	Vi Vj > Ak	V Shift	Shift (Vj) right (Ak) places to Vi
†151ij	Vi Vj > 1	V Shift	Shift (Vj) right one place to Vi
152ijk	Vi Vj,Vj < Ak	V Shift	Double shift (Vj) left (Ak) places to Vi
†152ij	Vi Vj,Vj < 1	V Shift	Double shift (Vj) left one place to Vi
153ijk	Vi Vj,Vj > Ak	V Shift	Double shift (Vj) right (Ak) places to Vi
†153ij	Vi Vj,Vj > 1	V Shift	Double shift (Vj) right one place to Vi
154ijk	Vi Sj + Vk	V Int Add	Integer sums of (Sj) and (Vk) to Vi
†154i0k	Vi Vk	V Int Add	Transmit (Vk) to Vi
155ijk	Vi Vj + Vk	V Int Add	Integer sums of (Vj) and (Vk) to Vi
156ijk	Vi Sj - Vk	V Int Add	Integer differences of (Sj) and (Vk) to Vi

Register	Value
Ah, h = 0	0
Aj, j = 0	0
Ak, k = 0	1
Si, i = 0	(S0)
Sj, j = 0	0
Sk, k = 0	2 ⁶³

Logical Operators	Value
&	0101
AND	1100
	0100
	0101
OR	1100
	1101
\	0101
XOR	1100
	1001