


CRAY X-MP CAL VERSION 1 HARDWARE REFERENCE CARD

CMQ0105010 Copyright © 1986 by CRAY RESEARCH, INC.

CRAY X-MP BLOCK DIAGRAM



CRAY X-MP	CAL	Unit	Description	CRAY X-MP	CAL	Unit	Description	CRAY X-MP	CAL	Unit	Description	CRAY X-MP	CAL	Unit	Description
013ijkm	#Ah exp	N/A	Transmit exp = ijk to A3 (bit 2^2 of i = 1)	045ijk	Si #Sk&Sj	S Logical	Logical product of (Sj) and ones complement of (Sk) to Si	073i01	Si SRj	N/A	Transmit (SRj) to Si (J = 0)	†156ijk	Vi -Vj	V Int Add	Transmit negative of (Vj) to Vi
014ijkm	#Ah exp	N/A	Transmit exp = ijk to A4 (bit 2^2 of i = 1)	045ijk	Si #SB&Sj	S Logical	(Si) with sign bit cleared to Si	073i11	11	N/A	Read performance counter to Si	157ijk	Vi Vj-Vk	V Int Add	Integer differences of (Vj) and (Vj) to Vi
015ijkm	#Ah exp	N/A	Transmit exp = ijk to A5 (bit 2^2 of i = 1)	046ijk	Si Sj/Sk	S Logical	Logical difference of (Sj) and (Sk) to Si	073i21	11	N/A	Increment performance counter	160ijk	Vi Si*FVj	Fp Mult	Floating-point products of (Si) and (Vj) to Vi
016ijkm	#Ah exp	N/A	Transmit exp = ijk to A6 (bit 2^2 of i = 1)	046ijk	Si Sj/SB	S Logical	Toggle sign bit of Sj, then enter into Si	073i31	11	SECDED	Clear all maintenance modes; must be in MM	†160ijk	Vi 0	Fp Mult	Clear Vi
017ijkm	#Ah exp	N/A	Transmit exp = ijk to A7 (bit 2^2 of i = 1)	046ijk	Si SB/Sj	S Logical	Toggle sign bit of Sj, then enter into Si (j ≠ 0)	073i02	SM Si	N/A	Transmit (Si) to SM	161ijk	Vi Vj*FVj	Fp Mult	Floating-point products of (Vj) and (Vj) to Vi
†††020ijkm	Ai exp	N/A	Transmit exp = jkm to Ai	046ijk	Si SB/Sj	S Logical	Transmit exp = (ones complement of jkm) to Ai	073i3	STj Si	N/A	Transmit (Si) to STj	162ijk	Vi Sj*HVj	Fp Mult	Half-precision rounded floating-point products of (Si) and (Vj) to Vi
†††021ijkm	Ai exp	N/A	Transmit exp = (ones complement of jkm) to Ai	047ijk	Si #Sj/Sk	S Logical	Logical equivalence of (Sk) and (Sj) to Si	074ijk	Si Tjk	N/A	Transmit (Tjk) to Si	163ijk	Vi Vj*HVj	Fp Mult	Half-precision rounded floating-point products of (Vj) and (Vj) to Vi
023ij0	Ai Sj	N/A	Transmit = (Sj) to Ai	047ijk	Si #Sk	S Logical	Transmit ones complement of (Sk) to Si	075ijk	Tjk Si	N/A	Transmit (Si) to Tjk	164ijk	Vi Sj*RVj	Fp Mult	Rounded floating-point products of (Si) and (Vj) to Vi
023i01	Ai VL	N/A	Transmit (VL) to Ai	047ijk	Si #SB/Sj	S Logical	Logical equivalence of (Sj) and sign bit to Si	077ijk	Vi,Ak Sj	N/A	Transmit (Sj) to Vi element (Ak)	165ijk	Vi Vj*RVj	Fp Mult	Rounded floating-point products of (Vj) and (Vj) to Vi
024ijk	Ai Bjk	N/A	Transmit (Bjk) to Ai	047i00	Si #SB	S Logical	Logical product of (Si) and (Sk)	077i0k	Vi,Ak 0	N/A	Clear Vi element (Ak)	166ijk	Vi Sj*IVj	Fp Mult	2 minus the floating-point products of (Si) and (Vj) to Vi
025ijk	Bjk Ai	N/A	Transmit (Ai) to Bjk	050ijk	Si Sj/Si&Sk	S Logical	Enter ones complement of sign bit into Si	10hijkm	Ai exp,Ah	Memory	Read from memory address ((Ah) + (Ijk) + (DBA)) to Ai (Ah ≠ 0)	167ijk	Vi Vj*IVj	Fp Mult	2 minus the floating-point products of (Vj) and (Vj) to Vi
026ij0	Ai Psj	S Pop	Population count of (Sj) to Ai	050ijk	Si Sj/Si&Sk	S Logical	Logical product of (Si) and (Sk) complement ORed with logical product of (Sj) and (Sk) to Si	†100ijkm	Ai exp,0	Memory	Read from memory address ((Ijk) + (DBA)) to Ai (Ah = 0)	170ijk	Vi Sj+FVj	Fp Add	Floating-point sums of (Si) and (Vj) to Vi
026i1	Ai QSj	S Pop	Population count parity of (Sj) to Ai	050ijk	Si Sj!Si&SB	S Logical	Scalar merge of (Si) and sign bit of (Sj) to Si	†100ijkm	Ai exp,	Memory	Read from memory address ((Ijk) + (DBA)) to Ai (Ah = 0)	171ijk	Vi Vj+FVj	Fp Add	Normalize (Vj) to Vi
026i7	Ai SBj	N/A	Transmit (SBj) to Ai	051ijk	Si Sj!Sk	S Logical	Logical sum of (Si) and (Sk) to Si	†100ijkm	exp,0 Ai	Memory	Write (Ai) to memory address ((Ah) + (Ijk) + (DBA)) (Ah ≠ 0)	172ijk	Vi Sj-FVj	Fp Add	Floating-point differences of (Si) and (Vj) to Vi
027ij0	Ai ZSj	S/LZ	Leading zero count of (Sj) to Ai	051ijk	Si Sk	S Logical	Transmit (Sk) to Si	†100ijkm	exp,Ah	Memory	Write (Ai) to memory address ((Ah) + (DBA)) to Ai (Ah = 0)	172i0k	Vi -FVj	Fp Add	Transmit normalized negatives of (Vj) to Vi
027ij7	SBj Ai	N/A	Transmit (Ai) to SBj	051ijk	Si Sj!SB	S Logical	Logical sum of (Si) and sign bit to Si	†110ijkm	exp,0 Ai	Memory	Write (Ai) to memory address ((Ijk) + (DBA)) (Ah = 0)	173ijk	Vi Vj-FVj	Fp Add	Floating-point differences of (Vj) and (Vj) to Vi
030ijk	Ai Aj+Ak	A Int Add	Integer sum of (Aj) and (Ak) to Ai	051ijk	Si Sj!Sk	S Logical	Logical sum of (Si) and sign bit to Si (j ≠ 0)	11hijkm	exp,Ah Ai	Memory	Write (Ai) to memory address ((Ah) + (DBA)) (Ah ≠ 0)	174ij0	Vi /HVj	Fp Recp	Floating-point reciprocal approximations of (Vj) to Vi
†††030i0	Ai 1	A Int Add	Transmit 1 to Ai	051ijk	Si Sk	S Logical	Enter sign bit into Si	12hijkm	Si exp,Ah	Memory	Read from memory address ((Ah) + (Ijk) + (DBA)) to Si (Ah ≠ 0)	174ij1	Vi PVj	V Pop	Population counts of (Vj) to Vi
t†††030i0k	Ai Ak	A Int Add	Transmit (Ak) to Ai	052ijk	SO Si<exp	S Shift	Shift (Si) left exp = jk places to SO	†120ijkm	Si exp,0	Memory	Read from memory address ((Ijk) + (DBA)) to Si (Ah = 0)	1750j0	VM Vj,Z	V Logical	VM = 1, where (Vj) = 0
t†††030i0j	Ai Aj+1	A Int Add	Integer sum of (Aj) and 1 to Ai	053ijk	SO Si>exp	S Shift	Shift (Si) right exp = 100_8 - jk places to SO	†120ijkm	Si exp,	Memory	Read from memory address ((Ijk) + (DBA)) to Si (Ah = 0)	1750j1	VM Vj,N	V Logical	VM = 1, where (Vj) ≠ 0
031ijk	Ai Aj-Ak	A Int Add	Integer difference of (Aj) less (Ak) to Ai	054ijk	Si Si<exp	S Shift	Shift (Si) left exp = jk places to Si	†120ijkm	Si ,Ah	Memory	Read from memory address ((Ah) + (DBA)) to Si (Ah ≠ 0)	1750j2	VM Vj,P	V Logical	VM = 1 if (Vj) positive; 0 is positive
t†††031i00	Ai -1	A Int Add	Transmit -1 to Ai; (Ai = 77777777)	055ijk	Si Si>exp	S Shift	Shift (Si) right exp = 100_8 - jk places to Si	11hijkm	,Ah Ai	Memory	Write (Ai) to memory address ((Ah) + (DBA)) (Ah ≠ 0)	1750j3	VM Vj,M	V Logical	VM = 1 if (Vj) negative; 1 is negative
t†††031i0k	Ai -Ak	A Int Add	Transmit the negative of (Ak) to Ai	056ijk	Si Si,Sj<Ak	S Shift	Shift (Si) and (Sj) left (Ak) places to Si	12hijkm	exp,Ah	Memory	Read from memory address ((Ah) + (Ijk) + (DBA)) to Si (Ah ≠ 0)	1750j4	1Vi, VM Vj,Z	V Logical	VM = 1, where (Vj) = 0 and element index is loaded into (compressed Vj)
t†††031ij0	Ai Aj-1	A Int Add	Integer difference of (Aj) less 1 to Ai	056ijk	Si Sj!Sj<1	S Shift	Shift (Si) and (Sj) left one place to Si	†120ijkm	Si exp,0	Memory	Read from memory address ((Ijk) + (DBA)) to Si (Ah = 0)	1750j5	1Vi, VM Vj,N	V Logical	VM = 1, where (Vj) ≠ 0 and element index is loaded into (compressed Vj)
032ijk	Ai Aj+Ak	A Int Mult	Integer product of (Aj) and (Ak) to Ai	056ijk	Si Si<Ak	S Shift	Shift (Si) left (Ak) places to Si	†120ijkm	Si exp,	Memory	Read from memory address ((Ijk) + (DBA)) to Si (Ah = 0)	1750j6	1Vi, VM Vj,P	V Logical	VM = 1 if (Vj) positive and element index is loaded into (compressed Vj) 0 is positive
t†††032ij0	Ai Aj+1	A Int Mult	Transmit (Aj) to Ai	057ijk	Si Sj!Sj>Ak	S Shift	Shift (Si) and (Sj) right (Ak) places to Si	†120ijkm	Si ,Ah	Memory	Read from memory address ((Ah) + (DBA)) to Si (Ah ≠ 0)	1750j7	1Vi, VM Vj,M	V Logical	VM = 1 if (Vj) negative and element index is loaded into (compressed Vj) 0 is negative
t†††032i0k	Ai Ak*0	A Int Mult	Zero fill Ai; (Ai = 00000000)	057ijk	Si Sj!Sj>1	S Shift	Shift (Si) and (Sj) right one place to Si	11hijkm	exp,Ah Si	Memory	Write (Si) to memory address ((Ah) + (DBA)) (Ah ≠ 0)	1750j8	1Vi, VM Vj,Z	V Logical	VM = 1, where (Vj) = 0 and element index is loaded into (compressed Vj)
033i00	Ai CI	N/A	Channel number to Ai (j = 0)	060ijk	Si Sj+Sk	S Int Add	Integer sum of (Sj) and (Sk) to Si	13hijkm	exp,Ah ,Ah	Memory	Write (Si) to memory address ((Ah) + (DBA)) (Ah ≠ 0)	1750j9	1Vi, VM Vj,N	V Logical	VM = 1, where (Vj) ≠ 0 and element index is loaded into (compressed Vj)
033ij0	Ai CAj	N/A	Address of channel (Aj) to Ai (j ≠ 0; k = 0)	060ijk	Si Sj+Sk	S Int Add	Transmit (Sk) to Si	13hijkm	exp,Ah Si	Memory	Write (Si) to memory address ((Ah) + (DBA)) (Ah ≠ 0)	1750j10	1Vi, VM Vj,P	V Logical	VM = 1 if (Vj) positive; 0 is negative
033i1	Ai CEj	N/A	Error flag of channel (Aj) to Ai (j ≠ 0; k = 1)	060ijk	Si Sj+S0	S Int Add	Integer sum (2^{63}) and (Sj) to Si	†130ijkm	exp,0 Si	Memory	Write (Si) to memory address ((Ijk) + (DBA)) (Ah = 0)	1750j11	1Vi, VM Vj,M	V Logical	VM = 1 if (Vj) negative and element index is loaded into (compressed Vj)
034ijk	Bjk,Ai ,A0	Memory	Read (Ai) words to B register jk from memory address ((A0) + (DBA))	061ijk	Si Sj!Sk	S Int Add	Integer difference of (Sj) and (Sk) to Si	†130ijkm	exp, Si	Memory	Write (Si) to memory address ((Ijk) + (DBA)) (Ah = 0)	1750j12	1Vi, VM Vj,Z	V Logical	VM = 1, where (Vj) = 0 and element index is loaded into (compressed Vj)
t†††034ijk	Bjk,Ai ,0,A0	Memory	Read (Ai) words to B register jk from memory address ((A0) + (DBA))	061ijk	Si Sk	S Int Add	Transmit negative of (Sk) to Si	†130ijkm	exp, ,Ah	Memory	Write (Si) to memory address ((Ah) + (DBA)) (Ah = 0)	1750j13	1Vi, VM Vj,N	V Logical	VM = 1 if (Vj) negative and element index is loaded into (compressed Vj) 0 is positive
035ijk	,A0 Bjk,Ai	Memory	Read (Ai) words to B register jk from memory address ((A0) + (DBA))	062ijk	Si Sj+FSk	Fp Add	Integer difference of (Sj) and (Sk) and 2 ⁶³ to Si	140ijk	Vi Sj&Vj	V Logical	Logical products of (Sj) and (Vj) to Vi	1750j14	1Vi, VM Vj,P	V Logical	VM = 1 if (Vj) negative and element index is loaded into (compressed Vj)
t†††035i0k	,A0 Bjk,A1	Memory	Write (Ai) words at B register jk into memory address ((A0) + (DBA))	062ijk	Si FSk	Fp Add	Normalize (Sk) to Si	140ijk	Vi 0	V Logical	Logical products of (Sj) and (Vj) and (Vj) to Vi	1750j15	1Vi, VM Vj,M	V Logical	VM = 1 if (Vj) negative and element index is loaded into (compressed Vj)
t†††035i0j	,A0 Bjk,Ai	Memory	Write (Ai) words at B register jk into memory address ((A0) + (DBA))	063ijk	Si FSk	Fp Add	Floating-point difference of (Sj) and (Sk) to Si	140ijk	Vi Vj&Vj	V Logical	Logical products of (Vj) and (Vj) to Vi	176ijk	Vi ,A0,Ak	Memory	Read (VL) words to Vi from memory address ((A0) + (DBA)) incremented by (Ak)
036ijk	Tjk,Ai ,A0	Memory	Read (Ai) words to T register jk from memory Address ((A0) + (DBA))	064ijk	Si Sj*FSk	Fp Mult	Floating-point product of (Sj) and (Sk) to Si	140ijk	Vi Vj&Vj	V Logical	Logical sums of (Sj) and (Vj) to Vi	176i0k	Vi ,A0,1	Memory	Read (VL) words to Vi from memory address ((A0) + (DBA)) incremented by 1
t†††036ijk	Tjk,Ai ,0,A0	Memory	Read (Ai) words to T register jk from memory address ((A0) + (DBA))	065ijk	Si Sj*HSk	Fp Mult	Half-precision rounded floating-point product of (Sj) and (Sk) to Si	140ijk	Vi Vj,Vk	V Logical	Transmit normalized negative of (Sk) to Si	176i1k	1Vi, ,A0,Vk	Memory	Read (VL) words to Vi from memory address ((A0) + (Vj) + (DBA)) (gather)
037ijk	,A0 Tjk,Ai	Memory	Write (Ai) words to T register jk into memory address ((A0) + (DBA))	066ijk	Si Sj*RSk	Fp Mult	Full-precision rounded floating-point product of (Sj) and (Sk) to Si	140ijk	Vi Vj,Vk	V Logical	Logical sums of (Vj) and (Vj) to Vi	1770jk	,A0,Ak Vj	Memory	Write (VL) words from Vj to memory address ((A0) + (DBA)) incremented by 1
t†††037ijk	,A0 Tjk,A1	Memory	Write (Ai) words to T register jk into memory address ((A0) + (DBA))	067ijk	Si Sj*ISk	Fp Mult	2 minus the floating-point product of (Sj) and (Sk) to Si	140ijk	Vi Vj,Vk	V Logical	Logical differences of (Vj) and (Vj) to Vi	†††1770j0	,A0, 1 Vj	Memory	Write (VL) words from Vj to memory address ((A0) + (Vj) + (DBA)) (scatter)
t†††037ijk	,A0 Tjk,A1	Memory	Write (Ai) words to T register jk into memory address ((A0) + (DBA))	070ijk	Si HSj	Fp Recp	Floating-point reciprocal approximation of (Sj) to Si	140ijk	Vi Vj,Vk	V Logical	Transmit (Vj) if VM bit = 1; (Vj) if VM bit = 0 to Vi	1771jk	1,A0, Vj Vj	Memory	Write (VL) words from Vj to memory address ((A0) + (Vj) + (DBA)) (scatter)
040ijkm	Si exp	N/A	Transmit exp = jkm to Si</												

GATE ARRAY PINOUTS

(A) 5/6, 8/7 = 13 14 15 16 + 9 10 11 + 1 2 3

(B) 10/9, 7/8, 6/5 = 11 13 + 14 15 + 16 1 + 2 3

(C) 7/8 = 5 6 + 9 10 + 11 13 + 14 15 + 16 1 + 2 3

(D) 7/8 = 2 6 5 1 16 9 13 14 11 15 10 3
Marco P6 = C5 C4 C3 C2 C1 C0 E5 E4 E3 E2 E1 G

(E) 5/6, 8/7, 9/10, 14/13, 15/16, 1/2 = 3 11

(F) 10 9 8 7 1 16 15 14 = DCD(2 3 5)/13 11 6 = (13 11)'

(G) 10/9, 7/8, 6/5 = SUM(11 13 14, -) /3 2 1
16/15 = 11 13 14

(H) 8/7 = 6 5 3 2 1 16
9/10 = 11 13 14 15

(I) 10/9 = 11 13 14
6/5 = 3 2 1
8/7 = 15 16

(J) 8/7 = 6 5
9/10 = 11 5
16/15 = 14 13
1/2 = 3 13

(K) 9/10 = 13 14 11 + 15 16 3
7/8 = 1 2 11 + 5 6 3

(L) 8/7 = 6 5;13
9/10 = 11 5;13
16/15 = 14 5;13
1/2 = 3 5;13

(M) 6/5, 7/8, 10/9 = 15 16 1 + 11 14 + 2 3;13

(N) 10/9 = 3 15 16 5 8 11 1 6 7 14 2;13
Marco P5 = C4 C3 C2 C1 C0 E4 E3 E2 E1 F G

(O) 15/16 = MUX (14 1):DCD(5);13
10/9 = MUX (11 8):DCD(5);13
7/6 = MUX (2 3):DCD(5);13

(P) 2/3 = 15 10 + 16 11 + 1 14;13
5/6 = 7 10 + 8 11 + 9 14;13

(Q) 7/8 = SUM (14, 15, 16);(3, 2, 1)
5/6 = CARY (14, 15, 16);(3, 2, 1)

10/9 = 11 13

(R) 14 = 12:DCD(6 7 9 10)/3 + 13
15 = 11:DCD(6 7 9 10)/3 + 13
1 = 4:DCD(6 7 9 10)/3 + 13
2 = 5:DCD(6 7 9 10)/3 + 13

(S) 1 = 17:DCD(14 13 12 11 10 8 7 6 5 4 3 2)/16 + 15

(T) 2/1 = SUM (8, 7, 3);(5, 14, 6);13
16/15 = CARY (8, 7, 3);(5, 14, 6);13
9/10 = 11;13

(U) 7/8 = MUX (1 16 13 5):DCD (3 2)/6
10/9 = MUX (1 16 13 5):DCD (14 15)/11


(W) 5/6, 8/7, 9/10, 14/13, 15/16, 1/2 = 3 11

(Y) 7/8, 6/5 = 10 9 + 14 15 + 16 1 + 2 3 + 11;13

(Z) 3 = 1
2 = 16
11 = 14
10 = 13
7 = 9
6 = 8

(15) 6 = 7*8*9*10*11*13*15*16*14*1*2*3*

EXCHANGE PACKAGE



Bits used with:
Register 1 CPU 2 CPUs 4 CPUs

	CSB	Read address for error, (CS) (B) (SEC)	61-59	61-57	61-58	56-54	56-54	57-54
			53-52	53-52	53-52	47-29	47-29	47-30
			47-29	47-29	47-30	47-29	47-29	47-30
			25-24	25-24	26-24	59-52	59-52	59-52
			59-52	59-52	59-52	47-24	47-24	47-24
			39-33	39-33	39-33	47-40	47-40	47-40
			28	28	28	39-33	39-33	39-33

† Bits not used on single processors

M Mode Register

Word	Bit	Description
n+1	28	WS Waiting on Semaphore
n+1	27	FPS Floating-point Error Status
n+1	26	BDM Bidirectional Memory access
n+1	25	SEI Select for External Interrupt†
n+1	24	IMM Interrupt Monitor Mode
n+2	28	IOR Interrupt on Operand Range error
n+2	27	ICM Interrupt on Correctable Memory error
n+2	26	IFP Interrupt on Floating-point error
n+2	25	IUM Interrupt on Uncorrectable Memory error
n+2	24	MM Monitor Mode

LOSP	Cables
10	LOSP 0 Input
11	LOSP 0 Output control } MCU
12	LOSP 1 Input
13	LOSP 1 Output
14	LOSP 2 Input
15	LOSP 2 Output
16	LOSP 3 Input
17	LOSP 3 Output

LOSP	1 CPU	2 CPUs	4 CPUs
Channels available	10 - 17 or 10 - 13	10 - 17	10 - 17

HISPC 1 and 2 CPUs	Cables
HISP 0 In A1 Data	HISP 0 Out B1 Data
In A2 Data	Out B2 Data
In A3 Data	Out B3 Data
In A4 Control	Out B4 Control
In A5 Control	
HISP B pair	
HISP 2 In E1 Data	HISP 2 Out F1 Data
In E2 Data	Out F2 Data
In E3 Data	Out F3 Data
In E4 Control	Out F4 Control
In E5 Control	

HISPC 4 CPUs	Cables
HISP C pair	
HISP 4 In I1 Data	HISP 4 Out J1 Data
In I2 Data	Out J2 Data
In I3 Data	Out J3 Data
In I4 Control	Out J4 Control
In I5 Control	
HISP D pair	
HISP 6 In M1 Data	HISP 6 Out N1 Data
In M2 Data	Out N2 Data
In M3 Data	Out N3 Data
In M4 Control	Out N4 Control
In M5 Control	

Sample AMP2 Scope Loop	AMP2 Parameters
/AMP2	DX 100 = Test Ex Pkg CPU 0
P = 200-0	DX 120 = Test Ex Pkg CPU 1
200 060123 030770 6,200-0	DX 140 = Initial Ex Pkg CPU 0
S2 = 000000 000017 177777 177777	DX 160 = Initial Ex Pkg CPU 1
S3 = 000000 000000 000000 000001	

Sample MTX Scope Loop	MTX Parameters
/MTX	Loc 60 = Monitor Type
P = 1000-0	0 = On-Line
1000 060134 046012 014,1010-0	1 = MTA
1001 030660 6,1000-0	P = 200-0 in DX 0
1010 030770 6,1000-0	2 = MTI
S2 = 000000 000020 000000 000000	P = 300-0 in DX 0
S3 = 000000 000017 177777 177777	Loc 70 = Memory size
S4 = 000000 000000 000000 000001	Loc 71 = Number of banks
	Loc 400 = Memory Error Table


Sample AMP4 Scope Loop	AMP4 Parameters
/AMP4	DX 220, 320, 420, 520
/MTX 1000	CPU 0-3 Test Ex Pkg
P = 1000-0 IBA = 1000	
2000 060123 030770 6,1000-0	DX 240, 340, 440, 540,
S2 = 000000 000017 177777 177777	CPU 0-3 Initial Ex Pkg
S3 = 000000 000000 000000 000001	

SAMPLE AMP4 Scope Loop	AMP4 Parameters
------------------------	-----------------

CRAY X-MP CAL VERSION 1 HARDWARE REFERENCE CARD

CMQ0105010 Copyright © 1986 by CRAY RESEARCH, INC.

CRAY X-MP BLOCK DIAGRAM



Register	Value
&	0101
AND	1100
	0100
!	0101
OR	1100
	1101
\	0101
XOR	1100
	1001

INSTRUCTIONS

CRAY X-MP	CAL	Unit	Description	CRAY X-MP	CAL	Unit	Description	CRAY X-MP	CAL	Unit	Description	CRAY X-MP	CAL	Unit	Description
000000	ERR	N/A	Error exit	013ijk	•Ah exp	N/A	Transmit exp = ijk to A3 (bit 2 ² of i=1)	045ijk	Si #Sk&Sj	S Logical	Logical product of (Si) and ones complement of (Sk) to Si	073i01	Si SRj	N/A	Transmit (SRj) to Si (J=0)
t0010jk	CA,Aj Ak	N/A	Set channel (Aj) CA register to (Ak) and begin I/O sequence	014ijk	•Ah exp	N/A	Transmit exp = ijk to A4 (bit 2 ² of i=1)	073i11	11	N/A	Read performance counter to Si	156i0k	Vi -V _k	V Int Add	Transmit negative of (V _k) to Vi
t0011jk	Cl,Aj Ak	N/A	Set channel (Aj) CL register to (Ak)	015ijk	•Ah exp	N/A	Transmit exp = ijk to A5 (bit 2 ² of i=1)	073i21	11	N/A	Increment performance counter	157ijk	Vi V _j -V _k	V Int Add	Integer differences of (V _j) and (V _k) to Vi
t0012jk	Cl,Aj	N/A	Clear channel (Aj) interrupt and Error flags; clear device Master Clear (output channel)	016ijk	•Ah exp	N/A	Transmit exp = ijk to A6 (bit 2 ² of i=1)	073i31	11	SECDED	Clear all maintenance modes; must be in MM	160ijk	Vi S _i *F _{Vk}	Fp Mult	Floating-point products of (S _i) and (V _k) to Vi
t0012jk	t0012jk	N/A	Clear channel (Aj) interrupt and Error flags; clear device Master Clear (output channel); clear device ready-held (input channel)	017ijk	•Ah exp	N/A	Transmit exp = ijk to A7 (bit 2 ² of i=1)	074ijk	Si SjSB	S Logical	Toggle sign bit of S _j ; then enter into Si (j ≠ 0)	161ijk	Vi V _j *F _{Vk}	Fp Mult	Floating-point products of (V _j) and (V _k) to Vi
t0012jk	t0012jk	N/A	Clear channel (Aj) interrupt and Error flags; clear device Master Clear (output channel); clear device ready-held (input channel)	018ijk	Ai exp	N/A	Transmit exp = jkm to Ai	074ijk	Si SjSB	S Logical	Toggle sign bit of S _j ; then enter into Si (j ≠ 0)	162ijk	Vi S _j *H _{Vk}	Fp Mult	Half-precision rounded floating-point products of (S _j) and (V _k) to Vi
t0012jk	MC,Aj	N/A	Clear channel (Aj) interrupt and Error flags; set device Master Clear (output channel); clear device ready-held (input channel)	019ijk	Ai exp	N/A	Transmit exp = (ones complement of jkm) to Ai	075ijk	SM Si	N/A	Transmit (Si) to SM	163ijk	Vi V _j *H _{Vk}	Fp Mult	Half-precision rounded floating-point products of (V _j) and (V _k) to Vi
t0012jk	t0012jk	N/A	Clear channel (Aj) interrupt and Error flags; set device Master Clear (output channel); clear device ready-held (input channel)	020ijk	Ai exp	N/A	Transmit exp = jk to Ai	076ijk	STj Si	N/A	Transmit (Si) to STj	164ijk	Vi S _j *RV _k	Fp Mult	Rounded floating-point products of (S _j) and (V _k) to Vi
t0013jk	XA Aj	N/A	Enter XA register with (Aj)	021ijk	Ai VL	N/A	Transmit (VL) to Ai	077ijk	Vi Ak 0	N/A	Clear Vi element (Ak)	165ijk	Vi V _j *RV _k	Fp Mult	Rounded floating-point products of (V _j) and (V _k) to Vi
t0014jk	RT Sj	N/A	Enter RTC register with (Sj)	022ijk	Ai Bjk	N/A	Transmit (Bjk) to Ai	078ijk	10hijkm	Ai exp,Ah	Memory	166ijk	Vi S _j *IV _k	Fp Mult	2 minus the floating-point products of (S _j) and (V _k) to Vi
t0014jk	SIPI exp	N/A	Set interprocessor interrupt request of CPU exp. 0 ≤ exp ≤ 5 (0 = no-op)	023ijk	Ai Sj	N/A	Transmit = (Sj) to Ai	079ijk	10hijkm	Ai exp,0	Memory	167ijk	Vi V _j *IV _k	Fp Mult	2 minus the floating-point products of (V _j) and (V _k) to Vi
t0014jk	ICIPi	N/A	Clear interprocessor interrupt	024ijk	Ai Bj	N/A	Transmit (Bj) to Ai	080ijk	10hijkm	Ai exp,	Memory	170ijk	Vi S _j +F _{Vk}	Fp Add	Floating-point sums of (S _j) and (V _k) to Vi
t0014jk	CLN exp	N/A	Select CLN register exp. 0 ≤ exp ≤ 5 (0 = no-op)	025ijk	Ai PSj	S Pop	Population count of (Sj) to Ai	081ijk	10hijkm	Ai exp	Memory	171ijk	Vi V _j +F _{Vk}	Fp Add	Normalized (V _j) to Vi
t0014jk	t0014jk	N/A	Select CLN register exp. 0 ≤ exp ≤ 5 (0 = no-op)	026ijk	Ai QSj	S Pop	Population count parity of (Sj) to Ai	082ijk	10hijkm	Ai exp,0	Memory	172ijk	Vi S _j -F _{Vk}	Fp Add	Floating-point differences of (S _j) and (V _k) to Vi
t0014jk	PCI Sj	N/A	Enter II register with (Sj)	027ijk	Ai ZSj	S LZ	Leading zero count of (Sj) to Ai	083ijk	10hijkm	Ai ,Ah	Memory	173ijk	Vi V _j -F _{Vk}	Fp Add	Floating-point differences of (V _j) and (V _k) to Vi
t0014jk	CCI	N/A	Clear programmable clock interrupt (PCI) request	028ijk	SBj Al	N/A	Transmit (Al) to SBj	084ijk	10hijkm	Ai ,Ah	Memory	174ijk	Vi /HVj	Fp Recp	Floating-point reciprocal approximations of (V _j) to Vi
t0014jk	ECI	N/A	Enable PCI request	029ijk	Ai Aj+Ak	A Int Add	Integer sum of (Aj) and (Ak) to Ai	085ijk	10hijkm	Ai ,Ah	Memory	175ijk	Vi PVj	V Pop	Population counts of (Vj) to Vi
t0014jk	DCI	N/A	Disable PCI request	030ijk	Ai Ak	A Int Add	Transmit 1 to Ai	086ijk	10hijkm	Ai ,Ah	Memory	176ijk	Vi QVj	V Pop	Population count parities of (Vj) to Vi
t0015jk	11	N/A	Select performance monitor	031ijk	Ai Aj+1	A Int Add	Integer sum of (Aj) and 1 to Ai	087ijk	10hijkm	Ai ,Ah	Memory	177ijk	VM Vj,Z	V Logical	VM = 1, where (Vj) ≠ 0
t0015jk	11	SECDED	Set maintenance read mode; must be in maintenance mode (MM)	032ijk	Ai Aj-Ak	A Int Add	Integer difference of (Aj) less (Ak) to Ai	088ijk	10hijkm	Ai ,Ah	Memory	178ijk	VM Vj,N	V Logical	VM = 1, where (Vj) ≠ 0
t0015jk	11	SECDED	Load diagnostic check byte with S1; must be in MM	033ijk	Ai -1	A Int Add	Transmit -1 to Ai; (Ai = 77777777)	089ijk	10hijkm	Ai ,Ah	Memory	179ijk	VM Vj,P	V Logical	VM = 1 if (Vj) positive; 0 is positive
t0015jk	11	SECDED	Set maintenance write mode 1; must be in MM	034ijk	Ai Aj-1	A Int Add	Integer difference of (Aj) less 1 to Ai	090ijk	10hijkm	Ai ,Ah	Memory	180ijk	VM Vj,M	V Logical	VM = 1 if (Vj) negative; 1 is negative
t0015jk	11	SECDED	Set maintenance write mode 2; must be in MM	035ijk	Ai Aj*Ak	A Int Mult	Integer product of (Aj) and (Ak) to Ai	091ijk	10hijkm	Ai ,Ah	Memory	181ijk	1Vi VM Vj,Z	V Logical	VM = 1, where (Vj) = 0 and element index is loaded into (compressed Vi)
t0015jk	11	SECDED	Set maintenance write mode 2; must be in MM	036ijk	Ai Ak*0	A Int Mult	Zero fill Ai; (Ai = 00000000)	092ijk	10hijkm	Ai ,Ah	Memory	182ijk	1Vi VM Vj,N	V Logical	VM = 1, where (Vj) ≠ 0 and element index is loaded into (compressed Vi)
00200k	VL Ak	N/A	Transmit (Ak) to VL register	037ijk	Ai Cl	N/A	Channel number to Ai (j=0)	093ijk	10hijkm	Ai ,Ah	Memory	183ijk	1Vi VM Vj,P	V Logical	VM = 1 if (Vj) positive and element index is loaded into (compressed Vi) is positive
00200k	VL 1	N/A	Transmit 1 to VL register	038ijk	Ai CA,Aj	N/A	Address of channel (Aj) to Ai (j ≠ 0; k=0)	094ijk	10hijkm	Ai ,Ah	Memory	184ijk	1Vi VM Vj,M	V Logical	VM = 1 if (Vj) negative and element index is loaded into (compressed Vi)
002100	EFI	N/A	Enable interrupt on floating-point error	039ijk	Ai CE,Aj	N/A	Error flag of channel (Aj) to Ai (j ≠ 0; k=1)	095ijk	10hijkm	Ai ,Ah	Memory	185ijk	1Vi VM Vj,Z	V Logical	VM = 1, where (Vj) = 0 and element index is loaded into (compressed Vi)
002200	DFI	N/A	Disable interrupt on floating-point error	040ijk	Bjk,Ai ,AO	Memory	Read (Ai) words to B register j from memory address ((AO) + (DBA))	096ijk	10hijkm	Ai ,Ah	Memory	186ijk	1Vi VM Vj,N	V Logical	VM = 1, where (Vj) ≠ 0 and element index is loaded into (compressed Vi)
002300	ERI	N/A	Enable operand range error interrupts	041ijk	Bjk,Ai ,AO	Memory	Read (Ai) words to B register jk from memory address ((AO) + (DBA))	097ijk	10hijkm	Ai ,Ah	Memory	187ijk	1Vi VM Vj,P	V Logical	VM = 1 if (Vj) positive and element index is loaded into (compressed Vi) is positive
002400	DRI	N/A	Disable operand range error interrupts	042ijk	Bjk,Ai ,AO	Memory	Read (Ai) words to B register jk from memory address ((AO) + (DBA))	098ijk	10hijkm	Ai ,Ah	Memory	188ijk	1Vi VM Vj,M	V Logical	VM = 1 if (Vj) negative and element index is loaded into (compressed Vi)
002500	DBM	N/A	Disable bidirectional memory transfers	043ijk	,AO Bjk,Ai	Memory	Write (Ai) words at B register jk into memory address ((AO) + (DBA))	099ijk	10hijkm	Ai ,Ah	Memory	189ijk	1Vi VM Vj,Z	V Logical	Logical products of (S _j) and (V _k) to Vi
002600	EBC	N/A	Enable bidirectional memory transfers	044ijk	,AO Bjk,Ai	Memory	Write (Ai) words at B register jk into memory address ((AO) + (DBA))	100ijk	10hijkm	Ai ,Ah	Memory	190ijk	1Vi VM Vj,N	V Logical	Logical differences of (S _j) and (V _k) to Vi
002700	CMR	N/A	Complete memory references	045ijk	,AO Bjk,A1	Memory	Write (Ai) words at B register jk into memory address ((AO) + (DBA))	101ijk	10hijkm	Ai ,Ah	Memory	191ijk	1Vi VM Vj,P	V Logical	Logical differences of (S _j) and (V _k) to Vi
0330jk	VM Sj	N/A	Transmit (Sj) to VM register	046ijk	Tjk,Ai ,AO	Memory	Read (Ai) words to T register jk from memory address ((AO) + (DBA))	102ijk	10hijkm	Ai ,Ah	Memory	192ijk	1Vi VM Vj,M	V Logical	Logical sums of (S _j) and (V _k) to Vi
t003000	VM 0	N/A	Clear VM register	047ijk	Tjk,Ai ,AO	Memory	Read (Ai) words to T register jk from memory address ((AO) + (DBA))	103ijk	10hijkm	Ai ,Ah	Memory	193ijk	1Vi VM Vj,Z	V Logical	Logical differences of (S _j) and (V _k) to Vi
0034jk	SMJk 1,TS	N/A	Test & set semaphore jk 0 ≤ jk ≤ 378	048ijk	Tjk,Ai ,AO	Memory	Read (Ai) words to T register jk from memory address ((AO) + (DBA))	104ijk	10hijkm	Ai ,Ah	Memory	194ijk	1Vi VM Vj,N	V Logical	Logical differences of (S _j) and (V _k) to Vi
0036jk	SMJk 0	N/A	Clear semaphore jk 0 ≤ jk ≤ 378	049ijk	Tjk,Ai ,AO	Memory	Read (Ai) words to T register jk from memory address ((AO) + (DBA))	105ijk	10hijkm	Ai ,Ah	Memory	195ijk	1Vi VM Vj,P	V Logical	Logical differences of (S<