TRANSMITTAL NOTICE

Date: August 1992

Publication Number: CSM-0400-0A3

Publication Title: CRAY Y-MP System Programmer Reference Manual Change Packet

Remove	Insert	Page Numbers	# of Sheets	General contents of manual described and changes (if any) listed
★		iii	1	Please remove and shred the Record of Revision, page iii.
	★	iii and all of Index	4	Please insert the pages listed at left. This change packet provides an index for the *CRAY Y-MP System Programmer Reference Manual*.

Cray Research, Inc.

Reader Comment Form

Title: CRAY Y-MP System Programmer Reference Manual Change Packet **Number: CSM-0400-0A3**

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this manual?

_____Troubleshooting
_____Tutorial or introduction
_____Reference information
_____Classroom use
_____Other - please explain _____

Using a scale from 1 (poor) to 10 (excellent), please rate this manual on the following criteria and explain your ratings:

_____Accuracy _____
_____Organization _____
_____Readability _____
_____Physical qualities (binding, printing, page layout) _____
_____Amount of diagrams and photos _____
_____Quality of diagrams and photos _____

Completeness (Check one)

_____Too much information _____
_____Too little information _____
_____Just the right amount of information

Your comments help Hardware Publications and Training improve the quality and usefulness of your publications. Please use the space provided below to share your comments with us. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

NAME _____
JOB TITLE_____
FIRM_____
ADDRESS_____
CITY_____STATE_____ZIP_____
DATE_____

[or attach your business card]

CRAY RESEARCH, INC.

CUT ALONG THIS LINE

Fold

NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST. PAUL, MN

POSTAGE WILL BE PAID BY ADDRESSEE

CRAY RESEARCH, INC.

Attn: Hardware Publications and Training
890 Industrial Boulevard
Chippewa Falls, WI 54729

Fold

STAPLE

Record of Revision

Each time this manual is revised and reprinted, all changes issued against the previous version are incorporated into the new version, and the new version is assigned an alphabetic level which is indicated in the publication number on each page of the manual.

Changes to part of a page are indicated by a change bar in the margin directly opposite the change. A change bar in the footer indicates that most, if not all, of the page is new. If the manual is rewritten, the revision level changes but the manual does not contain change bars.

REVISION	DESCRIPTION
	July 1988 - Original printing.
A	June 1989 - Rewrite with revision. Information is added on the 64-Mword memory, register parity, shared paths, and the CRAY Y-MP2, CRAY Y-MP4, and CRAY Y-MP8 mainframes. New subsections include "Shared Paths Access Priority" in Section 2, which describes the two-level priority scheme for accessing the shared paths; "Absolute Memory Address Calculating" in Section 2, which describes how absolute memory addresses are generated in Y-mode; "Register Parity Error Field" in Section 3, which describes the ability of some registers to report parity errors; and the "Autotasking" subsection in Section 5, which introduces the autotasking parallel processing feature. All previous printings are obsolete.
A1	February 1990 - This change packet adds information on the new CRAY Y-MP 128-Mword memory enhancement to the appropriate sections. The new CRAY Y-MP products available are listed in Table 1-1, CRAY Y-MP Configurations and Features. The CRAY Y-MP2 32-Mword, CRAY Y-MP4 64-Mword, and CRAY Y-MP8 128-Mword addressing schemes are included in Section 2. All changes are identified with a change bar in the left margin. All of Section 2, "CPU Shared Resources," has been included in this change packet because the majority of text and diagrams has moved to different pages.
A2	July 1991 - This change packet adds information on CRAY Y-MP E series models and the CRAY Y-MP 256-Mword memory enhancement. Section 1 tables list all CRAY Y-MP models available. Section 2 now includes addressing schemes for the CRAY Y-MP2E, CRAY Y-MP4E, CRAY Y-MP8I, and CRAY Y-MP8E computer systems. This change packet includes all material contained in change packet A1 and, therefore, completely replaces it.
A3	August 1992 - This change packet provides an index for the manual.

INDEX

Boldface numbers refer to illustrations and charts.

Refer to the table of contents for specific CPU instruction descriptions.

1-parcel instruction format with combined *j* and *k* fields, 7-2
1-parcel instruction format with discrete *j* and *k* fields, **7-2**
2-parcel instruction format with combined *i*, *j*, *k*, and *m* fields, **7-4**
2-parcel instruction format with combined *j*, *k*, and *m* fields, **7-3**
3-parcel instruction format with combined *m* and *n* fields, 7-4
3-parcel instructions, **7-6**
6-Mbyte/s channels. *See* Mainframe: configurations
6-Mbyte/s channel pairs, 2-16
24-bit integer multiply, **4-34**
32-bit integer multiply, **4-35**
100-Mbyte/s channel, 2-21. *See also* Mainframe: configurations
200-Mbyte/s channels. *See* Mainframe: configurations
200-Mbyte/s I/O channels, 1-4, 1-5, 2-21
1000-Mbyte/s channels, 1-5, 2-21. *See also* Mainframe: configurations
Absolute memory address calculation, 2-13
Address (A) registers, 3-1, 4-1, 4-2
  functions, 4-3
  instructions, **4-5**
  special values, **4-4**
Address
  functional units, 4-26
  processing, 4-1
  range checking, 2-13
Algorithms, floating-point
  addition, 4-42
  division, 4-44
  multiplication, 4-42
AND operations, 4-1, 4-32
Arbitration, **2-30**
A register. *See* Address registers
Autotasking, 5-4
Auxiliary I/O processors (EIOPs), 1-4

Biased and unbiased exponent range, **4-37**
Bidirectional memory (BM) bit, 3-11
Bidirectional memory enabled (BM) bit, 3-30
Bit (M register)
  bidirectional memory (BM), 3-11
  enable second vector logical (ESVL), 3-11
  extended addressing mode (EAM), 3-12
  floating-point error status (FPS), 3-11
  interrupt in monitor mode (IMM), 3-12
  interrupt-on-correctable memory error (ICM), 3-12
  interrupt-on-floating-point error (IFP), 3-11
  interrupt-on-operand range error (IOR), 3-11
  interrupt-on-uncorrectable memory error (IUM), 3-11
  monitor mode (MM), 3-12
  program state (PS), 3-11
  selected for external interrupts (SEI), 3-12
Bit (S register)
  bidirectional memory enabled (BM), 3-30
  floating-point interrupt enabled (IFP), 3-30
  operand range interrupt enabled (IOR), 3-30
  program state (PS), 3-30
Block diagram
  A register, **4-3**
  CRAY Y-MP, **1-3**
  instruction fetch, **3-16**

instruction issue, **3-19**
scalar register, **4-9**
V register, **4-18**
BM bit. *See* Bidirectional memory
B registers. *See* Intermediate address registers

CAL syntax, special forms, 7-7
Central memory. *See also* Mainframe: configurations
absolute memory address calculation, 2-13
addressing, 2-9, **2-10**
address range checking, 2-13
architecture, **2-4**
check-bit generation, **2-14**
conflict resolution, 2-6
error detection and correction, 2-12
instructions, 2-1, **2-2**
memory conflicts, **2-9**
organization, 2-3
overview, 1-2
paths, 2-3
performance summary, 2-13
ports, 2-4, **2-5**
priority schemes, **2-8**
vector stride instruction performance, **2-15**
Central processing unit (CPU)
clusters, 2-24
control, 3-1
computation section, 4-1
instruction descriptions, 7-8
instruction formats, 7-1
instructions, 7-1
Channels. *See* I/O channels, mainframe: configurations
Check-bit generation, **2-14**
CIP. *See* Current instruction parcel (CIP) register
Clusters, CPU, 2-24
Compressed index example, 7-100
Computation section, CPU, 4-1
Conflicts. *See also* Reservations and hold issue conditions
memory, **2-9**
resolution, 2-6
Control, CPU, 3-1
Controllers and tape drives, 1-5
Conventions, notational, 7-1, vi
Cooling. *See* Power and cooling
Counter. *See* Performance counter

CPU. *See* Central processing unit *and* Mainframe: configurations
Current instruction parcel (CIP) register, 3-20

Data base address register (DBA) field, 3-6
Data limit address (DLA) register field, 3-6
DBA. *See* Data base address register field
DCU. *See* Disk controller unit
Deadlock, 2-27
Deadlock (DL) flag, 3-10
Disk controller unit (DCU), 1-5
Disk storage units (DSUs), 1-5
DL. *See* Deadlock
DLA. *See* Data limit address register field
Double-precision numbers, 4-47

EAM. *See* Extended addressing mode bit
Enable second vector logical (ESVL) bit, 3-11
Error detection and correction, 2-12
Error exit (EEX) flag, 3-11
ESVL. *See* Enable second vector logical bit
Exchange address (XA) register, 3-9
Exchange mechanism, 3-1
Exchange package, 3-1
A register fields, 3-12
assignments, **3-3**
cluster number register field, 3-9
exchange address register field, 3-9
flag register field, 3-10
format, **3-2**
logical processor number field, 3-3
management, 3-15
memory error data fields, 3-4
memory field register fields, 3-5
mode register field, 3-11
program address register field, 3-4
read mode and port translations, 3-5
register parity error field, **3-7**
S register fields, 3-12
vector length register field, 3-9
waiting for semaphore field, 3-9
Exchange sequence, 3-12
Exclusive NOR operations, 4-1, 4-32
Exclusive OR operations, 4-1, 4-32
Exponent matrix for a floating-point multiply functional unit, **4-40**
Exponent ranges, 4-37
Extended addressing mode (EAM) bit, 3-12

Fiber-optic link (FOL-3), 1-6
Fixed-point operations. *See* Integer arithmetic
Flag (F register)
  deadlock (DL), 3-10
  error exit (EEX), 3-11
  floating-point error (FPE), 3-10
  interrupt-from-internal CPU (ICP), 3-10
  I/O interrupt (IOI), 3-10
  MCU interrupt (MCU), 3-10
  memory error (ME), 3-10
  normal exit (NEX), 3-11
  operand range error (ORE), 3-10
  programmable clock interrupt (PCI), 3-10
  program range error (PRE), 3-10
  register parity error (RPE), 3-10
Floating-point
  algorithms, 4-42
  arithmetic, 4-1, 4-36
  data format, **4-36**
  error (FPE) flag, 3-10
  error status (FPS) bit, 3-11
  interrupt enabled (IFP) bit, 3-30
  range errors, 4-38
FOL-3, 1-6
Functional unit
  independence, 5-3
  instruction summary, 7-8
  reservations, 3-28
Functional unit operations, 4-32
  floating-point arithmetic, 4-36
  integer arithmetic, 4-33
  logical, 4-32
Functional units, 4-25
  address, 4-26
  floating-point, 4-30
  reciprocal approximation, 4-31
  scalar, 4-27
  vector, 4-29

Gather instruction example, **7-104**

Hold issue conditions, 3-28, 7-8

IB. *See* Instruction buffer registers
IBA. *See* Instruction base address register field
IBAR. *See* Instruction buffer address register
ICM. *See* Interrupt-on-correctable memory error bit
ICP. *See* Interrupt-from-internal CPU flag
IFP. *See* Interrupt-on-floating-point error bit
II. *See* Interrupt interval register
ILA. *See* Instruction limit address register field
IMM. *See* Interrupt in monitor mode bit
Inclusive OR operations, 4-1, 4-32
Index calculation, 4-2
Index, compressed, 7-100
Instruction
  descriptions, CPU, 7-8
  differences between Y-mode and X-mode, 7-5
  differences, CRAY Y-MP/X-MP, **7-6**
  formats, **7-1**
Instruction base address (IBA) register field, 3-6
Instruction buffer address register (IBAR), 3-16, **3-17**, **3-18**
Instruction buffer (IB) registers, 3-7
Instruction buffers, 3-20
Instruction fetch
  buffers, 3-16
  hardware, **3-16**
  operation, 3-17
  sequence, 3-16
  timing, 3-19
Instruction issue
  hardware, 3-19
  operation, 3-21
  sequence, **3-27**
Instruction limit address (ILA) register field, 3-6
Instructions
  3-parcel, **7-6**
  6-Mbyte/s channel, **2-19**
  1000-Mbyte/s channel, **2-22**
  A register, **4-5**
  B register, **4-8**
  central memory, 2-1, **2-2**
  CPU, 7-1
  interprocessor interrupt, **2-28**
  monitor mode, 7-7
  performance monitor, 3-31, 3-33
  program exit, 3-14
  programmable clock, **3-29**
  real-time clock, **2-29**
  shared register, **2-25**
  SM register, **2-26**
  S register, **4-11**
  T register, **4-17**

vector mask, **4-25**
Integer arithmetic, 4-1, 4-33
Integer data formats, **4-33**
Interfaces
front-end (FEIs), 1-6
network, 1-6
Intermediate address (B) registers, 3-1, 3-7, 4-1, 4-7
instructions, **4-9**
Intermediate scalar (T) registers, 3-1, 3-7, 4-1, 4-16, **4-17**
Internal representation of a floating-point number, **4-37**
Interprocessor communication section, 2-24
Interrupt-on-correctable memory error (ICM) bit, 3-12
Interrupt-on-floating-point error (IFP) bit, 3-11, 4-38
Interrupt-from-internal CPU (ICP) flag, 3-10
Interrupt interval (II) register, 3-30
Interrupt in monitor mode (IMM) bit, 3-12
Interrupt-on-operand range error (IOR) bit, 3-11
Interrupts, interprocessor, 2-28
Interrupt-on-uncorrectable memory error (IUM) bit, 3-11
I/O channel assignments, **2-17**
I/O channels, mainframe configurations, 1-8
I/O clusters, 1-4
I/O interrupt (IOI) flag, 3-10
I/O interrupts, 2-23
I/O processor multiplexer (IOP MUX), 1-4
I/O processors (IOPs), 1-4
IOR. *See* Interrupt-on-operand range error *and* Operand range interrupt enabled bit
I/O section, 2-16
I/O subsystem (IOS)
mainframe configurations, 1-8
models D and E, 1-4
overview, 1-4
IUM. *See* Interrupt-on-uncorrectable memory error bit

Logical operations, 4-32
Lower instruction parcel (LIP/LIP1) registers, 3-20

Mainframe
configurations, 1-7
overview, 1-2
Maintenance mode, 6-1
Maintenance workstation (MWS), 1-6
Master clear signal, 3-14
MCU interrupt (MCU) flag, 3-10
Memory error (ME) flag, 3-10
Merge operation, 4-33
Mode (M) register field, 3-11
Monitor mode instructions, 7-7
Monitor mode (MM) bit, 3-12
Multiprocessing, 1-2, 5-3
Multitasking, 5-3
MWS. *See* Maintenance workstation

Network interfaces, 1-6
Newton's method for approximating roots, 4-45
Next instruction parcel, **3-13**
Next instruction parcel (NIP) register, 3-20
NOR. *See* Exclusive NOR operations
Normal exit (NEX) flag, 3-11
Normalized floating-point numbers, 4-38
Notational conventions, 7-1, vi

Operand range error (ORE) flag, 3-10
Operand range interrupt enabled (IOR) bit, 3-30
Operating registers, 4-2
Operator workstation, 1-6
OR. *See* Exclusive OR operations *and* Inclusive OR operations
ORE. *See* Operand range error flag

Parallel processing, 5-1
PCI. *See* Programmable clock interrupt
Performance counter
group descriptions, **3-31**
testing, 3-34
Performance monitor, 3-31
Pipelining and segmentation, 5-1
Port field, 3-4
Port reservations, 3-28
Power and cooling, 1-6
PRE. *See* Program range error flag
Priority
schemes, CPU, **2-8**
shared paths access, 2-29
Program address (P) register, **3-17**, **3-18**, 3-20
Programmable clock, 3-29

Programmable clock interrupt (PCI)
flag, 3-10
request, 3-30
Program range error (PRE) flag, 3-10
Program state (PS) bit, 3-11, 3-30

Range errors, floating-point, 4-38
Read address bank field, 3-4
Read address chip select field, 3-4
Read error type field, 3-4
Read mode field, 3-5
Real-time clock (RTC), 2-28
Reciprocal approximation, 4-31
Refrigeration. *See* Power and cooling
Register
address (A), 3-1, 4-2
current instruction parcel (CIP), 3-20
exchange address (XA), 3-9
intermediate address (B), 3-1, 3-7, 4-7
intermediate scalar (T), 3-1, 3-7, 4-16
interrupt interval (II), 3-30
instruction buffer address (IBAR), 3-16
instruction buffer (IB), 3-7
lower instruction parcel (LIP/LIP1), 3-20
next instruction parcel (NIP), 3-20
operating, 4-2
program address (P), **3-17**, **3-18**, 3-20
scalar (S), 3-1, 4-2, 4-9
semaphore (SM), 2-25, 3-1
shared B (SB), 2-25, 3-1, 3-7
shared T (ST), 2-25, 3-1, 3-7
special values, 7-6
status (S), 3-30
vector control, 4-24
vector mask (VM), 3-1
vector (V), 3-1, 4-2, 4-17
Register parity error (RPE)
bit assignments, **3-7**
field, 3-7
flag, 3-10
Register reservations, 3-28
Reservations and hold issue conditions, 3-28
RPE. *See* Register parity error
RTC. *See* Real-time clock

SB. *See* Shared B registers
Scalar functional units, 4-27
Scalar instructions hold issue conditions, 3-29
Scalar processing, 1-2, 4-1
Scalar (S) registers, 3-1, 4-1, 4-2, 4-9
functions, 4-10
instructions, **4-11**
special values, **4-10**
Scatter instruction example, **7-105**
Segmentation and pipelining, 5-1
Selected for external interrupts (SEI) bit, 3-12
Semaphore (SM) registers, 2-25, 3-1
Serial numbers, series, 1-1
Shared B (SB) registers, 3-1, 3-7
Shared paths access priority, 2-29
Shared register clusters. *See* Mainframe: configurations
Shared registers, 2-25
Shared resources, CPU, 2-1
Shared T (ST) registers, 3-1, 3-7
SM. *See* Semaphore registers
Special register values, 7-6
S register. *See* Scalar registers
SSD solid-state storage device
mainframe configurations, **1-8**
overview, 1-5
ST. *See* Shared T registers
Status register, 3-30
Support equipment. *See* Power and cooling
Swapping. *See* Exchange sequence
Syndrome field, 3-4

Tape drives and controllers, 1-5
T registers. *See* Intermediate scalar registers

Vector chaining, **4-23**
Vector control registers
vector length, 4-24
vector mask, 4-24
vector mask instructions, **4-25**
Vector functional units, 4-29
Vector instructions hold issue conditions, 3-29
Vector mask (VM) registers, 3-1
Vector processing, 1-2, 4-1
Vector (V) registers, 3-1, 4-1, 4-2, 4-17
control registers, 4-24
functions, 4-19
instructions, 4-19, **4-20**
processing, 4-17
vector chaining, **4-23**
Vector shift, 7-83

VM. *See* Vector mask registers

Workstations
maintenance (MWS), 1-6
operator (OWS), 1-6

XA. *See* Exchange address
X-mode, 4-2, 4-7, 4-26, 4-33, 7-5

Y-mode, 4-2, 4-26, 4-33, 7-5

Reader Comment Form

Title: CRAY Y-MP System Programmer Reference Manual Change Packet **Number: CSM-0400-0A3**

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this manual?

_____Troubleshooting
_____Tutorial or introduction
_____Reference information
_____Classroom use
_____Other - please explain _____

Using a scale from 1 (poor) to 10 (excellent), please rate this manual on the following criteria and explain your ratings:

_____Accuracy _____
_____Organization _____
_____Readability _____
_____Physical qualities (binding, printing, page layout) _____
_____Amount of diagrams and photos _____
_____Quality of diagrams and photos _____

Completeness (Check one)

_____Too much information _____
_____Too little information _____
_____Just the right amount of information

Your comments help Hardware Publications and Training improve the quality and usefulness of your publications. Please use the space provided below to share your comments with us. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

NAME _____
JOB TITLE_____
FIRM_____
ADDRESS_____
CITY_____STATE_____ZIP_____
DATE_____

[or attach your business card]

CRAY RESEARCH, INC.

CUT ALONG THIS LINE

Fold

NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST. PAUL, MN

POSTAGE WILL BE PAID BY ADDRESSEE

CRAY RESEARCH, INC.

Attn: Hardware Publications and Training
890 Industrial Boulevard
Chippewa Falls, WI 54729

Fold

STAPLE