

APPENDIX: CRAY EL SERIES INSTRUCTION SET

<u>Instruction</u>	<u>CAL</u>	<u>Unit</u>	<u>Description</u>
000000	ERR		Error exit
‡ 0010jk	CA, Aj	Ak	Set the channel (Aj) CA register to (Ak) and begin I/O sequence
001000	PASS		Pass
‡ 0011jk	CL, Aj	Ak	Set the channel (Aj) CL register to (Ak)
‡ 0012j0	CI, Aj		Clear channel (Aj) interrupt and error flags; clear device Master Clear (output channel)
‡ 0012j1	MC, Aj		Clear channel (Aj) interrupt and error flags; set device Master Clear (output channel); clear device ready-held (input channel)
‡ 0013j0	XA	Aj	Transmit (Aj) to XA register
‡ 0014j0	RT	Sj	Transmit (Sj) to RTC register
‡ 0014j1	SIPI Aj		Set Interprocessor Interrupt request to CPU (Aj)
001401	SIPI		Set Interprocessor Interrupt of CPU 0
‡ 001402	CIPI		Clear Interprocessor Interrupt
‡ 0014j3	CLN	Aj	Transmit (Aj) to CLN register
‡ 0014j4	PCI	Sj	Enter interrupt interval (II) register with (Sj)
‡ 001405	CCI		Clear programmable clock interrupt (PCI) request
‡ 001406	ECl		Enable PCI request
‡ 001407	DCI		Disable PCI request
001501			Disable all error correction
001541			Enable replacement of checkbytes with data on all ports' writes to reads
00200k	VL	Ak	Transmit (Ak) to VL register
† 002000	VL 1		Transmit 1 to VL register
002100	EFI		Enable interrupt on floating-point error
002200	DFI		Disable interrupt on floating-point error
002300	ERI		Enable operand range error interrupts
002400	DRI		Disable operand range error interrupts
002500	DBM		Disable bidirectional memory transfers
E 002504	DCBW		Disable concurrent block write

	<u>Instruction</u>	<u>CAL</u>	<u>Unit</u>	<u>Description</u>
E	002506	DSBO		Disable scalar and block overlap
	002600	EBM		Enable bidirectional memory transfers
E	002604	ECBW		Enable concurrent block write
E	002606	ESBO		Enable scalar and block overlap
	002700	CMR		Complete memory reference
	0030j0	VM	Sj	Transmit (Sj) to VM register
†	003000	VM 0		Clear VM register
	0034jk	SMjk	1, TS	Test and Set semaphore jk; $0 \leq jk \leq 37_8$
	0036jk	SMjk	0	Clear semaphore jk; $0 \leq jk \leq 37_8$
	0037jk	SMjk	1	Set semaphore jk; $0 \leq jk \leq 37_8$
	004000	EX		Normal exit
	0050jk	J	Bjk	Jump to (Bjk)
	006ijkm	j	exp	Jump to $exp = ijk m$
	007ijkm	R	exp	Return jump to $exp = ijk m$; set B00 to (P) + 2
	010ijkm	JAZ	exp	Jump to $exp = ijk m$ if (A0) = 0 (2^2 of $i = 0$)
	011ijkm	JAN	exp	Jump to $exp = ijk m$ if (A0) \neq 0 (2^2 of $i = 0$)
	012ijkm	JAP	exp	Jump to $exp = ijk m$ if (A0) positive (2^2 of $i = 0$)
	013ijkm	JAM	exp	Jump to $exp = ijk m$ if (A0) negative (2^2 of $i = 0$)
	014ijkm	JSZ	exp	Jump to $exp = ijk m$ if (S0) = 0 (2^2 of $i = 0$)
	015ijkm	JSN	exp	Jump to $exp = ijk m$ if (S0) \neq 0 (2^2 of $i = 0$)
	016ijkm	JSP	exp	Jump to $exp = ijk m$ if (S0) positive (2^2 of $i = 0$)
	017ijkm	JSM	exp	Jump to $exp = ijk m$ if (S0) negative (2^2 of $i = 0$)
	01hijkm	Ah	exp	Transmit $exp = ijk m$ to Ah (2^2 of $i = 1$)
‡, X	020ijkm	Ai	exp	Transmit $exp = jk m$ to Ai
‡, Y	020j00mn	Ai	exp	Transmit $exp = nm$ to Ai
‡	021ijkm	Ai	exp	Transmit one's complement of $exp = jk m$ to Ai
‡, Y	021j00mn	Ai	exp	Transmit one's complement of $exp = nm$ to Ai
‡	022ijk	Ai	exp	Transmit $exp = jk$ to Ai
	023j0	Ai	Sj	Transmit (Sj) to Ai
	023j01	Ai	VL	Transmit (VL) to Ai
	024ijk	Ai	Bjk	Transmit (Bjk) to Ai

<u>Instruction</u>	<u>CAL</u>		<u>Unit</u>	<u>Description</u>
025ijk	Bjk	Ai		Transmit (Ai) to Bjk
026ij0	Ai	PSj	S Pop	Transmit population count of (Sj) to Ai
026ij1	Ai	QSj	S Pop	Transmit population count parity of (Sj) to Ai
026ij7	Ai	SBj		Transmit (SBj) to Ai
027ij0	Ai	ZSj	S/LZ	Transmit leading zero count of (Sj) to Ai
027ij7	SBj	Ai		Transmit (Ai) to SBj
030ijk	Ai	Aj + Ak	A Int Add	Integer sum of (Aj) and (Ak) to Ai
† 030i0k	Ai	Ak	A Int Add	Transmit (Ak) to Ai
† 030ij0	Ai	Aj + 1	A Int Add	Transmit integer sum of (Aj) plus 1 to Ai
031ijk	Ai	Aj - Ak	A Int Add	Integer difference of (Aj) less (Ak) to Ai
† 031i00	Ai	-1	A Int Add	Transmit -1 to Ai (Ai = 3777777777) in Y-mode
† 031i0k	Ai	-Ak	A Int Add	Transmit the negative of (Ak) to Ai
† 031ij0	Ai	Aj - 1	A Int Add	Integer difference of (Aj) less 1 to Ai
032ijk	Ai	Aj * Ak	A Int Mult	Integer product of (Aj) and (Ak) to Ai
033i00	Ai	CI		Transmit lowest interrupting channel number to Ai (j = 0)
033ij0	Ai	CA, Aj		Transmit address of channel (Aj) to Ai (j ≠ 0)
033ij1	Ai	CE, Aj		Transmit error flag of channel (Aj) to Ai (j ≠ 0)
† 034ijk	Bjk, Ai	,A0	Memory	Read (Ai) words to B registers starting at Bjk from memory address ((A0) + (DBA))
034ijk	Bjk, Ai	0, A0	Memory	Read (Ai) words to B registers starting at Bjk from memory address ((A0) + (DBA))
035ijk	,A0	Bjk, Ai	Memory	Write (Ai) words from B registers Bjk to memory address ((A0) + (DBA))
† 035ijk	0, A0	Bjk, Ai	Memory	Write (Ai) words from B registers Bjk to memory address ((A0) + (DBA))
036ijk	Tjk, Ai	,A0	Memory	Read (Ai) words to T registers starting at Tjk from memory address ((A0) + (DBA))
† 036ijk	Tjk, Ai	0, A0	Memory	Read (Ai) words to T registers starting at Tjk from memory address ((A0) + (DBA))
037ijk	,A0	Tjk, Ai	Memory	Write (Ai) words from T registers Tjk to memory address ((A0) + (DBA))
† 037ijk	0, A0	Tjk, A1	Memory	Write (Ai) words from T registers Tjk to memory address ((A0) + (DBA))
X 040ijkm	Si	exp		Transmit exp = jkm to Si
Y 040i00mn	Si	exp		Transmit exp = nm to Si

	<u>Instruction</u>	<u>CAL</u>		<u>Unit</u>	<u>Description</u>
X	041 <i>ijkm</i>	<i>Si</i>	<i>exp</i>		Transmit one's complement of <i>exp</i> = <i>jkm</i> to <i>Si</i>
Y	041 <i>00mn</i>	<i>Si</i>	<i>exp</i>		Transmit one's complement of <i>exp</i> = <i>nm</i> to <i>Si</i>
	042 <i>ijk</i>	<i>Si</i>	< <i>exp</i>	S Logical	Form ones mask <i>exp</i> = 100 ₈ – <i>jk</i> bits in <i>Si</i> from the right
†	042 <i>ijk</i>	<i>Si</i>	#> <i>exp</i>	S Logical	Form zeroes mask <i>exp</i> = <i>jk</i> bits in <i>Si</i> from the left
†	042 <i>177</i>	<i>Si</i>	1	S Logical	Enter 1 into <i>Si</i>
†	042 <i>00</i>	<i>Si</i>	-1	S Logical	Enter -1 into <i>Si</i> (<i>Si</i> = 177777 177777 177777 177777)
	043 <i>ijk</i>	<i>Si</i>	> <i>exp</i>	S Logical	Form ones mask <i>exp</i> = <i>jk</i> bits in <i>Si</i> from the left
†	043 <i>ijk</i>	<i>Si</i>	#< <i>exp</i>	S Logical	Form zeroes mask <i>exp</i> = 100 ₈ bits in <i>Si</i> from the right
†	043 <i>00</i>	<i>Si</i>	0	S Logical	Clear <i>Si</i>
	044 <i>ijk</i>	<i>Si</i>	<i>Sj</i> & <i>Sk</i>	S Logical	Logical product of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i>
†	044 <i>ij0</i>	<i>Si</i>	<i>Sj</i> & <i>SB</i>	S Logical	Sign bit of (<i>Sj</i>) to <i>Si</i>
†	044 <i>ij0</i>	<i>Si</i>	<i>SB</i> & <i>Sj</i>	S Logical	Sign bit of (<i>Sj</i>) to <i>Si</i> (<i>j</i> ≠ 0)
	045 <i>ijk</i>	<i>Si</i>	# <i>Sk</i> & <i>Sj</i>	S Logical	Logical product of (<i>Sj</i>) and one's complement of (<i>Sk</i>) to <i>Si</i>
†	045 <i>ij0</i>	<i>Si</i>	# <i>SB</i> & <i>Sj</i>	S Logical	Transmit (<i>Sj</i>) with sign bit cleared to <i>Si</i>
	046 <i>ijk</i>	<i>Si</i>	<i>Sj</i> ∧ <i>Sk</i>	S Logical	Logical difference of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i>
†	046 <i>ij0</i>	<i>Si</i>	<i>Sj</i> ∧ <i>SB</i>	S Logical	Toggle sign bit of (<i>Sj</i>), enter into <i>Si</i>
†	046 <i>ij0</i>	<i>Si</i>	<i>SB</i> ∧ <i>Sj</i>	S Logical	Toggle sign bit of (<i>Sj</i>), enter into <i>Si</i> (<i>j</i> ≠ 0)
	047 <i>ijk</i>	<i>Si</i>	# <i>Sj</i> ∧ <i>Sk</i>	S Logical	Logical equivalence of (<i>Sk</i>) and (<i>Sj</i>) to <i>Si</i>
†	047 <i>0k</i>	<i>Si</i>	# <i>Sk</i>	S Logical	Transmit one's complement of (<i>Sk</i>) to <i>Si</i>
†	047 <i>ij0</i>	<i>Si</i>	# <i>Sj</i> ∧ <i>SB</i>	S Logical	Logical equivalence of (<i>Sj</i>) and sign bit to <i>Si</i>
†	047 <i>ij0</i>	<i>Si</i>	# <i>SB</i> ∧ <i>Sj</i>	S Logical	Logical equivalence of (<i>Sj</i>) and sign bit to <i>Si</i> (<i>j</i> ≠ 0)
†	047 <i>00</i>	<i>Si</i>	# <i>SB</i>	S Logical	Transmit one's complement of sign bit into <i>Si</i>
	050 <i>ijk</i>	<i>Si</i>	<i>Sj</i> ∧ <i>Si</i> & <i>Sk</i>	S Logical	Logical product of ((<i>Sj</i>) and (<i>Sk</i>) complement) ORed with logical product of ((<i>Sj</i>) and (<i>Sk</i>)) to <i>Si</i> *scalar merge
†	050 <i>ij0</i>	<i>Si</i>	<i>Sj</i> ∧ <i>Si</i> & <i>SB</i>	S Logical	Scalar merge of (<i>Si</i>) and sign bit of (<i>Sj</i>) to <i>Si</i>
	051 <i>ijk</i>	<i>Si</i>	<i>Sj</i> ∨ <i>Sk</i>	S Logical	Logical sum of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i>
†	051 <i>0k</i>	<i>Si</i>	<i>Sk</i>	S Logical	Transmit (<i>Sk</i>) to <i>Si</i>
†	051 <i>ij0</i>	<i>Si</i>	<i>Sj</i> ∨ <i>SB</i>	S Logical	Logical sum of (<i>Sj</i>) and sign bit to <i>Si</i>

<u>Instruction</u>	<u>CAL</u>		<u>Unit</u>	<u>Description</u>
† 051j0	Si	SBISj	S Logical	Logical sum of (Sj) and sign bit to Si (j ≠ 0)
† 051j00	Si	SB	S Logical	Transmit sign bit into Si
052ijk	S0	Si < exp	S Shift	Shift (Si) left exp = jk places to S0
053ijk	S0	Si > exp	S Shift	Shift (Si) right exp = 100 ₈ - jk places to S0
054ijk	Si	Si < exp	S Shift	Shift (Si) left exp = jk places to Si
055ijk	Si	Si > exp	S Shift	Shift (Si) right exp = 100 ₈ - jk places to Si
056ijk	Si	Si, Sj < Ak	S Shift	Shift (Si and Sj) left (Ak) places to Si
† 056j0	Si	Si, Sj < 1	S Shift	Shift (Si and Sj) left one place to Si
† 056j0k	Si	Si < Ak	S Shift	Shift (Si) left (Ak) places to Si
057ijk	Si	Sj, Si > Ak	S Shift	Shift (Sj and Si) right (Ak) places to Si
† 057j0	Si	Sj, Si > 1	S Shift	Shift (Sj and Si) right one place to Si
† 057j0k	Si	Si > Ak	S Shift	Shift (Si) right (Ak) places to Si
060ijk	Si	Sj + Sk	S Int Add	Integer sum of (Sj) and (Sk) to Si
† 060j0k	Si	Sk	S Int Add	Transmit (Sk) to Si
† 060j0	Si	Sj + S0	S Int Add	Integer sum 2 ⁶³ and (Sj) to Si
061ijk	Si	Sj - Sk	S Int Add	Integer difference of (Sj) less (Sk) to Si
† 061j0k	Si	-Sk	S Int Add	Transmit negative of (Sk) to Si
† 061j0	Si	Sj - S0	S Int Add	Integer difference of (Sj) less 2 ⁶³ to Si
062ijk	Si	Sj - FSk	Fp Add	Floating-point sum of (Sj) and (Sk) to Si
† 062j0k	Si	+FSk	Fp Add	Normalize (Sk) to Si
063ijk	Si	Sj - FSk	Fp Add	Floating-point difference of (Sj) and (Sk) to Si
† 063j0k	Si	-FSk	Fp Add	Transmit normalized negative of (Sk) to Si
064ijk	Si	Sj * FSk	Fp Mult	Floating-point product of (Sj) and (Sk) to Si
065ijk	Si	Sj * HSk	Fp Mult	Half-precision rounded floating-point product of (Sj) and (Sk) to Si
066ijk	Si	Sj * RSk	Fp Mult	Full-precision rounded floating-point product of (Sj) and (Sk) to Si
067ijk	Si	Sj * ISk	Fp Mult	Two minus the floating-point product of (Sj) and (Sk) to Si
070j0	Si	/HSj	Fp Recp	Floating-point reciprocal approximation of (Sj) to Si
071j0k	Si	Ak		Transmit (Ak) to Si with no sign extension
071j1k	Si	+Ak		Transmit (Ak) to Si with sign extension
071j2k	Si	+FAk		Transmit (Ak) to Si as unnormalized floating-point number (exponent = 40060)

<u>Instruction</u>	<u>CAL</u>	<u>Unit</u>	<u>Description</u>	
071 <i>B</i> 0	<i>Si</i>	0.6	Transmit constant 0.75×2^{48} to <i>Si</i> (<i>Si</i> = 040060 140000 000000 000000)	
071 <i>A</i> 0	<i>Si</i>	0.4	Transmit constant 0.5 to <i>Si</i> (<i>Si</i> = 040000 100000 000000 000000)	
071 <i>E</i> 0	<i>Si</i>	1.0	Transmit constant 1.0 to <i>Si</i> (<i>Si</i> = 040001 100000 000000 000000)	
071 <i>E</i> 0	<i>Si</i>	2.0	Transmit constant 2.0 to <i>Si</i> (<i>Si</i> = 040002 100000 000000 000000)	
071 <i>F</i> 0	<i>Si</i>	4.0	Transmit constant 4.0 to <i>Si</i> (<i>Si</i> = 040003 100000 000000 000000)	
072 <i>D</i> 0	<i>Si</i>	RT	Transmit (RTC) to <i>Si</i>	
072 <i>D</i> 2	<i>Si</i>	SM	Transmit (SM) to <i>Si</i>	
072 <i>J</i> 3	<i>Si</i>	ST <i>j</i>	Transmit (ST <i>j</i>) to <i>Si</i>	
073 <i>D</i> 0	<i>Si</i>	VM	Transmit (VM) to <i>Si</i>	
073 <i>D</i> 1	<i>Si</i>	SR <i>j</i>	Transmit status register (SR <i>j</i>) bits to <i>Si</i>	
073 <i>F</i> 1	<i>¶¶</i>		Read performance counter to <i>Si</i>	
E 073 <i>B</i> 1	<i>¶¶</i>		Clear memory maintenance modes and read status register into <i>Si</i>	
073 <i>D</i> 2	SM	<i>Si</i>	Transmit (<i>S</i>) to SM	
0731 <i>J</i> 3	ST <i>j</i>	<i>Si</i>	Transmit (<i>S</i>) to ST <i>j</i>	
074 <i>ijk</i>	<i>Si</i>	T <i>jk</i>	Transmit (T <i>jk</i>) to <i>Si</i>	
075 <i>ijk</i>	T <i>jk</i>	<i>Si</i>	Transmit (<i>S</i>) to T <i>jk</i>	
076 <i>ijk</i>	<i>Si</i>		Transmit (<i>V</i> <i>j</i> , element (<i>A</i> <i>k</i>)) to <i>Si</i>	
077 <i>ijk</i>	<i>Vi, Ak</i>	<i>Sj</i>	Transmit (<i>S</i> <i>j</i>) to <i>Vi</i> element (<i>A</i> <i>k</i>)	
† 077 <i>Dk</i>	<i>Vi, Ak</i>	0	Clear <i>Vi</i> element (<i>A</i> <i>k</i>)	
X 10 <i>hijkm</i>	<i>Ai</i>	<i>exp, Ah</i>	Memory	Read from memory address (<i>(Ah) + jkm + (DBA)</i>) to <i>Ai</i> (<i>h</i> ≠ 0)
Y 10 <i>hD0mn</i>	<i>Ai</i>	<i>exp, Ah</i>	Memory	Read from memory address (<i>(Ah) + nm + (DBA)</i>) to <i>Ai</i> (<i>h</i> ≠ 0)
†, X 100 <i>ijkm</i>	<i>Ai</i>	<i>exp, 0</i>	Memory	Read from memory address (<i>jkm + (DBA)</i>) to <i>Ai</i>
Y 100 <i>D0mn</i>	<i>Ai</i>	<i>exp, 0</i>	Memory	Read from memory address (<i>nm + (DBA)</i>) to <i>Ai</i>
†, X 100 <i>ijkm</i>	<i>Ai</i>	<i>exp,</i>	Memory	Read from memory address (<i>jkm + (DBA)</i>) to <i>Ai</i>
Y 100 <i>D0mn</i>	<i>Ai</i>	<i>exp,</i>	Memory	Read from memory address (<i>nm + (DBA)</i>) to <i>Ai</i>
X 10 <i>hD00</i>	<i>Ai</i>	<i>,Ah</i>	Memory	Read from memory address (<i>(Ah) + (DBA)</i>) to <i>Ai</i> (<i>h</i> ≠ 0)
Y 10 <i>hD000</i>	<i>Ai</i>	<i>,Ah</i>	Memory	Read from memory address (<i>(Ah + (DBA))</i>) to <i>Ai</i> (<i>h</i> ≠ 0)
X 11 <i>hijkm</i>	<i>exp,Ah Ai</i>		Memory	Write (<i>Ai</i>) to memory address (<i>(Ah) + jkm + (DBA)</i>) (<i>h</i> ≠ 0)

	<u>Instruction</u>	<u>CAL</u>		<u>Unit</u>	<u>Description</u>
Y	11h00mn	exp,Ah	Ai	Memory	Write (Ai) to memory address ((Ah) + nm + (DBA)) (Ah ≠ 0)
†, X	110ijkm	exp,0	Ai	Memory	Write (Ai) to memory address (jkm + (DBA))
Y	11000mn	exp,0	Ai	Memory	Write (Ai) to memory address (nm + (DBA))
†, X	110ijkm	exp,	Ai	Memory	Write (Ai) to memory address (jkm + (DBA))
Y	11000mn	exp,	Ai	Memory	Write (Ai) to memory address (nm + (DBA))
†, X	11h000	,Ah	Ai	Memory	Write (Ai) to memory address ((Ah) + (DBA)) (h ≠ 0)
Y	11h0000	,Ah	Ai	Memory	Write (Ai) to memory address ((Ah + (DBA)) (h ≠ 0)
X	12hijkm	Si	exp,Ah	Memory	Read from memory address ((Ah) + jkm + (DBA)) to Si (h ≠ 0)
Y	12h00mn	Si	exp,Ah	Memory	Read from memory address ((Ah) + nm + (DBA)) to Si (h ≠ 0)
X	120ijkm	Si	exp,0	Memory	Read from memory address (jkm + (DBA)) to Si
Y	12000mn	Si	exp,0	Memory	Read from memory address (nm + (DBA)) to Si
X	120ijkm	Si	exp,	Memory	Read from memory address (jkm + (DBA)) to Si
Y	12000mn	Si	exp,	Memory	Read from memory address (nm + (DBA)) to Si
, X	12h000	Si	,Ah	Memory	Read from memory address ((Ah) + (DBA)) to Si (h ≠ 0)
Y	12h0000	Si	,Ah	Memory	Read from memory address ((Ah) + (DBA)) to Si (h ≠ 0)
X	13hijkm	exp,Ah	Si	Memory	Write (Si) to memory address ((Ah) + jkm + (DBA)) (h ≠ 0)
Y	13h00mn	exp,Ah	Si	Memory	Write (Si) to memory address ((Ah) + nm + (DBA)) (h ≠ 0)
†, X	130ijkm	exp,0	Si	Memory	Write (Si) to memory address (jkm + (DBA))
Y	13000mn	exp,0	Si	Memory	Write (Si) to memory address (nm + (DBA))
X	130ijkm	exp,	Si	Memory	Write (Si) to memory address (jkm + (DBA))
Y	13000mn	exp,	Si	Memory	Write (Si) to memory address (nm + (DBA))
X	13h000	,Ah	Si	Memory	Write (Si) to memory address ((Ah) + (DBA)) (h ≠ 0)
Y	13h0000	,Ah	Si	Memory	Write (Si) to memory address ((Ah) + (DBA)) (h ≠ 0)

	<u>Instruction</u>	<u>CAL</u>		<u>Unit</u>	<u>Description</u>
	140ijk	Vi	Sj&Vk	V Logical	Logical products of (Sj) and (Vk) to Vi
	141ijk	Vi	Vj&Vk	V Logical	Logical products of (Vj) and (Vk) to Vi
	142ijk	Vi	Sj Vk	V Logical	Logical sums of (Sj) and (Vk) to Vi
†	142Dk	Vi	Vk	V Logical	Transmit (Vk) to Vi
	143ijk	Vi	Vj Vk	V Logical	Logical sums of (Vj) and (Vk) to Vi
	144ijk	Vi	Sj\Vk	V Logical	Logical differences of (Sj) and (Vk) to Vi
	145ijk	Vi	Vj\Vk	V Logical	Logical differences of (Vj) and (Vk) to Vi
†	145iii	Vi	0	V Logical	Clear Vi
	146ijk	Vi	Sj Vk&VM	V Logical	Transmit (Sj) if VM bit = 1; (Vk) if VM bit = 0 to Vi*scalar*vector merge
†	146Dk	Vi	#VM&Vk	V Logical	Vector merge of (Vk) and 0 to Vi
	147ijk	Vi	Vj Vk&VM	V Logical	Transmit (Vj) if VM bit = 1; (Vk) if VM bit = 0 to Vi*vector*vector merge
	150ijk	Vi	Vj < Ak	V Shift	Shift (Vj) left (Ak) places to Vi
	150iD	Vi	Vj < 1	V Shift	Shift (Vj) left one place to Vi
	151ijk	Vi	Vj > Ak	V Shift	Shift (Vj) right (Ak) places to Vi
	151iD	Vi	Vj > 1	V Shift	Shift (Vj) right one place to Vi
	152ijk	Vi	Vj,Vj < Ak	V Shift	Double shift (Vj) left (Ak) places to Vi
†	152iD	Vi	Vj,Vj < 1	V Shift	Double shift (Vj) left one place to Vi
	153ijk	Vi	Vj,Vj > Ak	V Shift	Double shift (Vj) right (Ak) places to Vi
	153iD	Vi	Vj,Vj > 1	V Shift	Double shift (Vj) right one place to Vi
	154ijk	Vi	Sj + Vk	V Int Add	Integer sums of (Sj) and (Vk) to Vi
	155ijk	Vi	Vj + Vk	V Int Add	Integer sums of (Vj) and (Vk) to Vi
	156ijk	Vi	Sj - Vk	V Int Add	Integer differences of (Sj) and (Vk) to Vi
	156Dk	Vi	-Vk	V Int Add	Transmit negative of (Vk) to Vi
	157ijk	Vi	Vj - Vk	V Int Add	Integer differences of (Vj) and (Vk) to Vi
	160ijk	Vi	Sj*FVk	Fp Mult	Floating-point products of (Sj) and (Vk) to Vi
	161ijk	Vi	Vj*FVk	Fp Mult	Floating-point products of (Vj) and (Vk) to Vi
	162ijk	Vi	Sj*HVk	Fp Mult	Half-precision rounded floating-point products of (Sj) and (Vk) to Vi
	163ijk	Vi	Vj*HVk	Fp Mult	Half-precision rounded floating-point products of (Vj) and (Vk) to Vi
	164ijk	Vi	Sj*RVk	Fp Mult	Rounded floating-point products of (Sj) and (Vk) to Vi
	165ijk	Vi	Vj*RVk	Fp Mult	Rounded floating-point products of (Vj) and (Vk) to Vi
X	166ijk	Vi	Sj*IVk	Fp Mult	Two minus the floating-point products of (Sj) and (Vk) to Vi
Y	166ijk	Vi	Sj*Vk	Fp Mult	32-bit integer products of (Sj) and (Vk) to Vi

<u>Instruction</u>	<u>CAL</u>		<u>Unit</u>	<u>Description</u>
167ijk	V_i	$V_j * IV_k$	Fp Mult	Two minus the floating-point products of (V_j) and (V_k) to V_i
170ijk	V_i	$S_j + FV_k$	Fp Add	Floating-point sums of (S_j) and (V_k) to V_i
† 1700k	V_i	+FV k	Fp Add	Normalize (V_k) to V_i
171ijk	V_i	$V_j + FV_k$	Fp Add	Floating-point sums of (V_j) and (V_k) to V_i
172ijk	V_i	$S_j - FV_k$	Fp Add	Floating-point differences of (S_j) and (V_k) to V_i
† 1720k	V_i	-FV k	Fp Add	Transmit normalized negatives of (V_k) to V_i
173ijk	V_i	$V_j - FV_k$	Fp Add	Floating-point differences of (V_j) and (V_k) to V_i
174ij0	V_i	/HV j	Fp Recp	Floating-point reciprocal approximations of (V_j) to V_i
174ij1	V_i	PV j	V Pop	Population counts of (V_j) to V_i
174ij2	V_i	QV j	V Pop	Population count parities of (V_j) to V_i
1750j0	VM	V_j, Z	V Logical	VM = 1 if (V_j) = 0
1750j1	VM	V_j, N	V Logical	VM = 1 if (V_j) ≠ 0
1750j2	VM	V_j, P	V Logical	VM = 1 if (V_j) positive; 0 is positive
1750j3	VM	V_j, M	V Logical	VM = 1 if (V_j) negative; 1 is negative
175ij4	V_i, VM	V_j, Z	V Logical	VM bit = 1 if (V_j element) = 0 and element index is loaded into (compressed V_i)
175ij5	V_i, VM	V_j, N	V Logical	VM bit = 1 if (V_j element) ≠ 0 and element index is loaded into (compressed V_i)
175ij6	V_i, VM	V_j, P	V Logical	VM bit = 1 if (V_j element) ≥ 0 and element index is loaded into (compressed V_i)
175ij7	V_i, VM	V_j, M	V Logical	VM bit = 1 if (V_j element) < 0 and element index is loaded into (compressed V_i)
1760k	V_i	A0, A k	Memory	Read (VL) words to V_i from memory address ((A0) + (DBA)) incremented by (A k)
17600	V_i	A0, 1	Memory	Read (VL) words to V_i from memory address ((A0) + (DBA)) incremented by 1
176i1k	V_i	A0, V k	Memory	Read (VL) words to V_i from memory address ((A0) + (V k) + (DBA)) *gather
1770jk	,A0, A k	V j	Memory	Write (VL) words from V j to memory address ((A0) + (DBA)) incremented by (A k)

<u>Instruction</u>	<u>CAL</u>	<u>Unit</u>	<u>Description</u>
1770j0	,A0,1 Vj	Memory	Write (VL) words from Vj to memory address ((A0) + (DBA)) incremented by 1
1771jk	,A0,Vk Vj	Memory	Write (VL) words from Vj to memory address ((A0) + (Vk) + (DBA)) *scatter

†	- Special syntax mode
‡	- Privileged to monitor mode
‡†	- Generated depending on <i>exp.</i>
††	- Not supported by CAL version 2
X	- X-mode instruction
Y	- Y-mode instruction
E	- E-mode instruction
()	- Read as <i>the contents of ...</i>

Register	Value
Ah, h = 0	0
Ai, i = 0	(A0)
Aj, j = 0	0
Ak, k = 0	1
Si, i = 0	(S0)
Sj, j = 0	0
Sk, k = 0	2 ⁶³