

Instruction Set Overview for IEEE CPUs

(CRAY T90™ Series)

HTM-317-0

Cray Research Proprietary

Cray Research, Inc.

Record of Revision

REVISION	DESCRIPTION
----------	-------------

April, 1996. Original printing.

Any shipment to a country outside of the United States requires a letter of assurance from Cray Research, Inc.

This document is the property of Cray Research, Inc. The use of this document is subject to specific license rights extended by Cray Research, Inc. to the owner or lessee of a Cray Research, Inc. computer system or other licensed party according to the terms and conditions of the license and for no other purpose.

Cray Research, Inc. Unpublished Proprietary Information — All Rights Reserved.

Autotasking, CF77, CRAY, CRAY-1, Cray Ada, CraySoft, CRAY Y-MP, CRInform, CRI/TurboKiva, HSX, LibSci, MPP Apprentice, SSD, SUPERCLUSTER, SUPERSERVER, UniChem, UNICOS, and X-MPEA are federally registered trademarks and Because no workstation is an island, CCI, CCMT, CF90, CFT, CFT2, CFT77, ConCurrent Maintenance Tools, COS, CRAY-2, Cray Animation Theater, CRAY APP, CRAY C90, CRAY C90D, Cray C++ Compiling System, CrayDoc, CRAY EL, CRAY J90, Cray NQS, Cray/REELLibrarian, CRAY S-MP, CRAY SUPERSERVER 6400, CRAY T3D, CRAY T3E, CRAY T90, CrayTutor, CRAY X-MP, CRAY XMS, CS6400, CSIM, CVT, Delivering the power . . ., DGauss, Docview, EMDS, GigaRing, HEXAR, IOS, ND Series Network Disk Array, Network Queuing Environment, Network Queuing Tools, OLNETH, RQS, SEGLDR, SMARTE, SUPERLINK, System Maintenance and Remote Testing Environment, Trusted UNICOS, UNICOS MAX, and UNICOS/mk are trademarks of Cray Research, Inc.

Requests for copies of Cray Research, Inc. publications should be directed to:

CRAY RESEARCH, INC.
Customer Service Logistics
1100 Lowater Road
P.O. Box 4000
Chippewa Falls, WI 54729-0078

Comments about this publication should be directed to:

CRAY RESEARCH, INC.
Service Publications and Training
890 Industrial Blvd.
P.O. Box 4000
Chippewa Falls, WI 54729-0078

INSTRUCTION SET OVERVIEW

Notational Conventions	2
Instruction Formats	2
One-parcel Instruction Formats	3
Three-parcel Instruction Formats	4
Four-parcel Instruction Format	6
Extended Instruction Set	7
Special Register Values	7
Undefined Instructions	7
Monitor-mode Instructions	8
IMI-mode Instructions	9
Instruction and Branch Timing	11
Issue Timing	11
Branch Timing	13
Special CAL Syntax Forms	14
Instruction Summary	14

Figures

Figure 1. Vector Element Layout	2
Figure 2. General Instruction Format	3
Figure 3. One-parcel Instruction Formats	4
Figure 4. Three-parcel Instruction Formats	5
Figure 5. Four-Parcel Instruction Formats	6

Tables

Table 1. Special Register Values	7
Table 2. Monitor-mode Instructions	8
Table 3. IMI-mode Instructions	9
Table 4. Special Indicators	15
Table 5. Instruction Set	15


This overview describes the instruction set for the IEEE CPU. The Triton mode (TRI) bit in the exchange package is not used in the IEEE CPU because the CPU is always in Triton mode. There is no C90 mode.

Notational Conventions

This document uses the following conventions:

- Machine instructions are octal; all other numbers are decimal unless otherwise indicated.
- Register bits are numbered from right to left.
- The letter n represents a specified value.
- Variable parameters are in *italic* type.
- The symbol * designates an arithmetic product.
- The VM register contains the vector mask bits, which consist of two parts: VM0 and VM1. As shown in Figure 1, VM0 contains vector mask bits for elements 0 through 63; VM1 contains vector mask bits for elements 64 through 127.

Figure 1. Vector Element Layout




Instruction Formats

Instructions can be 1 parcel (16 bits), 3 parcels (48 bits), or 4 parcels (64 bits) long. Instructions contain 4 parcels per word. Within a word, parcels are numbered 0 through 3 from left to right.

A 3- or 4-parcel instruction can begin in any parcel of a word and can span a word boundary. For example, a 3-parcel instruction beginning in parcel 3 of a word ends in parcel 1 of the next word. No padding of word boundaries is required. Any parcel position can be addressed in branch instructions.

Figure 2 shows the general instruction format. The first parcel is divided into five fields. The second, third, and fourth parcels each contain a single field. Figure 4 and Figure 5 show how multiparcel instructions are actually stored in memory.

Figure 2. General Instruction Format




One-parcel Instruction Formats

Most instructions are 1-parcel instructions; there are two types of 1-parcel instruction formats as shown in the following list. Figure 3 illustrates these two formats.

- 1-parcel instructions with discrete *j* and *k* fields
- 1-parcel instructions with combined *j* and *k* fields

In 1-parcel instructions with discrete *j* and *k* fields, the *j* and *k* fields usually designate operand registers. The *i* field designates a destination register. Some instructions do not use all three of these fields. Other instructions use the *i* or *k* field to provide additional bits for the operation code.

Figure 3. One-parcel Instruction Formats



In 1-parcel instructions with combined *j* and *k* fields, the *jk* field usually contains a constant or designates a source or destination register. The *i* field usually designates a destination or source register. Some instructions use the *i* field or bit 2 of the *j* field to provide additional bits for the operation code.

Some 1-parcel instructions of both formats are part of the extended instruction set. For example, they perform different operations when immediately preceded by the extended instruction set (EIS) instruction 005400.

Three-parcel Instruction Formats


Some instructions are 3-parcel instructions. Figure 4 shows the 3-parcel format.

- 3-parcel instruction with field *nm* as a constant
- 3-parcel instruction with field *nm* as a branch address
- 3-parcel instruction with field *nm* as an address displacement

In all three formats, field *nm* is a 32-bit field with parcel *n* (the last parcel of the instruction) the most significant parcel.

Three-parcel instructions with the *nm* fields as constants transmit a constant value to an A or S register (instructions 020, 021, 040, and 041). The *i* field specifies the destination register. The *j* and *k* fields are not used, except that bits 1 and 2 of the *j* field specify different operations for instructions 020 and 040.

Figure 4. Three-parcel Instruction Formats



Three-parcel instructions with the *nm* fields as jump addresses are used for all types of jumps (instructions 006 through 017). Instructions 006 and 007 use *i* field bit 0 to distinguish between direct and indirect jumps.


Instruction 006 uses i field bit 2 to distinguish between unconditional and conditional jumps. For conditional jumps, instruction 006 uses the jk field as the test register designator. Instructions 010 through 017 do not use the i , j , and k fields.

Three-parcel instructions with field nm as address displacements are used for A-register and S-register memory references (instructions $10h$ through $13h$) using normal addressing. The h field selects an A register to be used as an address index. The i field designates an A or S register as the source or destination of the data. For memory read references (instructions $10h$ and $12h$) j field bit 1 disables/enables bypass of the data cache. Bit 2 of the j field must be 0 to indicate a 3-parcel (normal addressing) instruction. The k field is not used.

Four-parcel Instruction Format

Figure 5 shows the 4-parcel instruction format. Field pnm is a 48-bit field with parcel p (the last parcel of the instruction) as the most significant parcel.

Figure 5. Four-Parcel Instruction Formats



Four-parcel instructions are used for A- and S-register memory references (instructions $10h$ through $13h$) that use extended addressing. The h field selects an A register to be used as an address index. The i field designates an A or S register as the source or destination of the data. For memory read references (instructions $10h$ and $12h$), j field bit 1 disables/enables bypass of the data cache. Bit 2 of the j field must be 1 to indicate a 4-parcel (extended addressing) instruction. The k field is not used.

Extended Instruction Set

The operation of some 1-parcel instructions is modified when they immediately follow a special instruction parcel (005400). The set of modified instructions is called the extended instruction set (EIS).

Each EIS instruction must be immediately preceded by the instruction parcel 005400 or 0055xx or the instruction performs its normal operation. For example, if instruction $044ijk$ is *not* preceded by parcel 005400, it computes the logical sum of registers S_j and S_k and transmits the result to register S_i . If instruction $044ijk$ is preceded by parcel 005400, it computes the logical sum of registers A_j and A_k and transmits the result to register A_i .

Special Register Values

If register A0 or S0 is referenced in the h , j , or k field of certain instructions, the contents of the respective register are not used; instead, a special operand is generated.

The special operand is available regardless of existing A0 or S0 reservations (and in this case is not checked). This special operand does not alter the actual value of the A0 or S0 register. If register A0 or S0 is used in the i field as the operand, the actual value of the register is provided. Cray Assembly Language (CAL) issues a caution-level error message for A0 or S0 when 0 does not apply to the i field. Table 1 lists the special register values.

Table 1. Special Register Values

Instruction Field	Operand Value
$Ah, h = 0$	0
$Aj, j = 0$	0
$Ak, k = 0$	1
$Sj, j = 0$	0
$Sk, k = 0$	bit 63 = 1

Undefined Instructions

Executing an illegal instruction produces undefined results. Some instructions cause an error exit, others are no-operation (no-op) instructions, etc. However, no illegal instruction will halt or hang the CPU.

Monitor-mode Instructions

Monitor mode is active when the monitor mode (MM) bit in the exchange package modes field is set.

Monitor-mode instructions perform specialized functions that are useful to the operating system. These instructions execute normally only if the CPU is in monitor mode. If a monitor-mode instruction issues while the CPU is in user mode, the instruction is treated as a no-op instruction. However, all hold-issue conditions still apply.

In normal user mode, most monitor-mode instructions act as simple no-ops; program execution continues with the next sequential instruction. Instruction $073ij1$ ($j = 2$ through 7) is the only exception. If this instruction is executed in normal user mode, it returns a value of 0 to register S_i .

In interrupt-on-monitor-instruction (IMI) mode, most monitor-mode instructions execute as no-ops, but a monitor instruction interrupt (MII) occurs before the next instruction issues. Instruction $073ij1$ ($j = 2$ through 7) is the only monitor-mode instruction that executes normally when the IMI mode bit is set. Table 2 lists the instructions that are privileged to monitor mode.

Table 2. Monitor-mode Instructions

Machine Instruction	CAL Syntax	Machine Instruction	CAL Syntax
0010 jk ($jk \neq 0$)	CA, A_j A_k	001406	ECl
0011 jk	CL, A_j A_k	001407	DCI
0012 $j0$	Cl, A_j	001500	—
0012 $j1$	MC, A_j	001501	—
0012 $j2$	DI, A_j	001600	ESI
0012 $j3$	EI, A_j	001640	BCD
0013 $j0$	XA A_j	0017 jk	BP k A_j
0013 $j1$	A_j XA	023 $ij6$	A_i EA, j
001302	EMI	023 $ij7$	A_i EA, A_j
001303	DMI	027 $ij2$	EA j A_i
0014 $j0$	RT S_j	027 $ij3$	EA, A_j A_i
0014 $j1$	SIPI A_j	033 $i00$	A_i Cl
001402	CIPI	033 $ij0$ ($j \neq 0$)	A_i CA, A_j
0014 $j3$	CLN A_j	033 $ij1$ ($j \neq 0$)	A_i CE, A_j
0014 $j4$	PCI S_j	073 $ij1$ ($j = 2 - 7$)	S_i SR j
001405	CCI	073 $i05$	SR0 S_i

IMI-mode Instructions

IMI mode is active when the monitor mode (MM) bit in the exchange package modes field is clear and the IMI bit in the exchange package interrupt modes field is set.

IMI mode is a special operating mode designed to facilitate testing of an operating system in a nondedicated CPU. The operating system being tested is run under the control of a supervisory program that runs in monitor mode. The test operating system runs in IMI mode.

The test operating system can run most instructions at full speed. However, monitor-mode instructions and instructions that affect the system environment or the environment of the test operating system are trapped. (Most trapped instructions execute as no-ops, but some execute normally.) After execution of a trapped instruction, an MII occurs. The supervisory program can then simulate the operation of the trapped instruction.

For proper operation, the cluster number (CLN) must be set to 0 when the CPU is operating in IMI mode. Table 3 lists all instructions that are trapped in IMI mode.

Table 3. IMI-mode Instructions

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
0010 <i>jk</i> (<i>jk</i> ≠ 0)	CA, <i>Aj</i> <i>Ak</i>	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
0011 <i>jk</i>	CL, <i>Aj</i> <i>Ak</i>	
0012 <i>j0</i>	CI, <i>Aj</i>	
0012 <i>j1</i>	MC, <i>Aj</i>	
0012 <i>j2</i>	DI, <i>Aj</i>	
0012 <i>j3</i>	EI, <i>Aj</i>	
0013 <i>j0</i>	XA <i>Aj</i>	
0013 <i>j1</i>	<i>Aj</i> XA	
0014 <i>j0</i>	RT <i>Sj</i>	
0014 <i>j1</i>	SIPI <i>Aj</i>	
001402	CIPI	
0014 <i>j3</i>	CLN <i>Aj</i>	
0014 <i>j4</i>	PCI <i>Sj</i>	
001405	CCI	
001406	ECI	
001407	DCI	
001500	—	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
001501	—	
001600	ESI	
001640	BCD	

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
0017jk 023ij6 023ij7 027ij2 027ij3 073i05	BPk Aj Ai EA,j Ai EA,Aj EAj Ai EA,Aj Ai SR0 Si	
00200k 073i01 073i25 (no-op when in maintenance mode)	VL Ak Si SR0 SR2 Si	These instructions execute normally in IMI mode. An MII interrupt occurs after the instruction executes.
002100 002200 002210 002300 002301 002400 002401 002500 002501 002600 002601 073i02 073ij3 073ij6	EFI DFI CBL ERI EBP DRI DBP DBM ESC EBM DSC SM Si STj Si ST,Aj Si	These instructions execute normally in normal user mode, but execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes. Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes.
0064jknm (j2 = 0) 0064jknm (j2 = 1)	JTSjk exp JTS,Ak exp	Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes. Following the interrupt, the P register points to the second parcel (m field) of the instruction.
033i00 033ij0 (j ≠ 0) 033ij1 (j ≠ 0)	Ai CI Ai CA,Aj Ai CE,Aj	These instructions execute normally when IMI mode is active, but the data is blocked from entering register Ai. This effectively makes them no-ops. An MII interrupt occurs after the instruction executes.
073ij1 (j = 2,3)	Si SRj	This instruction is privileged to monitor mode. It executes normally in IMI mode except that the performance monitor pointer is prevented from advancing. An MII interrupt occurs after the instruction executes.
073ij1 (j = 4 – 7)	Si SRj	This instruction is privileged to monitor mode. It clears register Si to 0 in IMI mode. An MII interrupt occurs after the instruction executes.

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
073i75	SR7 <i>Si</i>	<p>This instruction operates as a no-op unless maintenance mode is active. With maintenance mode active, this instruction operates normally. An MII interrupt occurs after the instruction executes.</p> <p>NOTE: Normal use of this instruction requires checking of register SR0 bit 0 before executing the instruction. Because the instruction that does the checking (073i01) is trapped in IMI mode, it is recommended that instruction 073i75 not be used in IMI mode.</p>

Instruction and Branch Timing

The instruction buffer attempts to keep ahead of instruction issue; this reduces instruction waiting times. Because the instruction set is complex and is executing in a complex environment, issue timing might not seem deterministic (due to things such as variable wait times for memory conflicts). However, some general rules can be stated for events that occur within a CPU.

Issue Timing

Although the instruction word that is the destination of a branch request is the first word requested from memory (followed by the remainder of the instruction block in circular order) instruction words can enter the stack in any order. (Eight words at a time are requested so that the 32-word block is requested over 4 clock periods.) Priority conflicts, however, can lengthen the request time.

The issue logic has five valid flags. The first flag corresponds to the branch address word. The next three flags correspond to the following 3 words (unless the branch address is 3 words or less from the end of a 32-word address block). The last flag indicates the validity of the remainder of the address block.

When the first valid flag sets, the issue unit retrieves the corresponding word from the buffer and starts issuing instructions. At the time the first parcel is issued, a request for the next word is made. The issue unit can request a new instruction word every 4 clock periods (CPs), corresponding to the maximum issue rate. The maximum issue rate is four 1-parcel instructions with no dependencies issued in 4 clock periods.

Issue continues until the next instruction word is required. If the next instruction word is available, issue continues; if the next word is not available, issue halts after the last complete instruction. (Instructions split

across word boundaries are never issued until all parcels are available to the issue unit.) This sequence continues for the first four instruction words/valid flags.

Because the fifth valid flag indicates the validity of the remaining 28 words of the instruction block, issue halts after 4 instruction words unless the entire instruction block is available. This is true even if the first instruction issued is in the middle of the instruction block, with one exception. If the next sequential instruction word of the block enters the buffer in the same clock period that issue would halt, that word is sent to the issue unit without waiting.

In order to reduce delays caused by memory access times, a prefetch of the next sequential 32-word instruction block is requested when the 25th word (8th word from the end) of the current instruction block is entered or when a branch is done into the last 8 words of the current block. If the next instruction block is already in the buffer, it does not have to be fetched from memory. If the current block is still being fetched when the request for the next block occurs, the next block is not fetched until the current fetch is completed; the hardware can perform only one instruction fetch at a time.

A delay occurs if the first word of the next sequential instruction block is needed while the current block is still being fetched. In this case, issue halts after the last word of the first block until the first word of the next block is fetched.

If an out-of-stack branch occurs while the next sequential block is waiting to be prefetched, the prefetch is aborted and the block containing the branch address is fetched instead. Issue of instructions at the branch address are delayed until the fetch of the current block is completed, a fetch of the block containing the branch address can begin, and the requested instruction word is available from the instruction buffer.

If an in-stack branch occurs (either to the current block or to another block in the buffer) while the next sequential block is waiting to be prefetched, the prefetch is aborted. Because the word at the branch address is already in the buffer, no fetch is needed and issue continues without delay.

Branch Timing

In issuing, just like other instructions, a branch instruction is affected by instruction buffer timing and issue interlocks. In addition, timing is affected by branch success and by the destination address of the branch.

Even if the destination address is currently in the instruction stack, timing is further affected by, for example, the destination parcel address and by the size (number of parcels) of the destination instruction.

Two timing numbers are given for branches: issue time and branch time. The issue time corresponds to the number of parcels in the instruction; most branch instructions are 3 parcels long and therefore take 3 clock periods to issue. The branch time listed is the minimum additional time required to complete an in-stack branch.

Branch fall-through, for conditional branches, requires no additional time. If a branch that is taken completes in 10 clock periods (3 CPs to issue and 7 CPs branch time) the fall-through time for that instruction is 3 CPs.

To the times listed, add additional time according to the rules in the following list. This time is in addition to the time required for out-of-stack instruction issues discussed previously and applies only to branches that are taken.

- If the destination parcel is parcel 0, no additional time is added.
- If the destination parcel is parcel 1 and the destination instruction is a 4-parcel instruction, add 1 CP to the branch time. (If it is not a 4-parcel instruction, do not add any time.)
- If the destination is parcel 2 and that instruction is a single parcel, add 1 CP. If it is a multiparcel instruction, add 2 CPs.
- If the destination parcel is parcel 3, add 2 CPs.

This timing can create a special case. If a branch to a multiparcel instruction in parcel 2 can be converted from a branch to a single parcel instruction in parcel 1 (even an inserted no-op before the multiparcel instruction), a CP can be saved even if the multiparcel instruction is not moved. (What would have been a 2-CP wait is converted to 1 CP to issue the single-parcel instruction.) If a 3-parcel instruction can be moved from parcel 2 to parcel 1, two CPs are saved.

Special CAL Syntax Forms

Certain machine instructions can be generated from two or more different CAL instructions. Any of the operations performed by special instructions can be performed by instructions in the basic CAL instruction set. For example, the following CAL instructions generate instruction 002000, which transmits a 1 to the vector length (VL) register:

- VL A0 (normal CAL syntax)
- VL 1 (special CAL syntax)

The first instruction is the basic form of the instruction, which takes advantage of the special case in which $(Ak) = 1$ if $k = 0$. The second instruction is a special syntax form that provides the programmer with a more convenient notation for the special case.

In several cases, a single CAL syntax can generate several different machine instructions. These cases provide for transmitting the value of an expression to an A register or S register, or for shifting A register or S register contents. For example, the CAL instruction $Ai\ exp$ generates instruction 020, 021, or 022, depending on the value of exp . The assembler uses exp to determine which instruction to generate.

Instruction Summary

Table 4 lists the special indicators that apply to many of the instructions. When one or more of these indicators applies to a specific instruction, the indicator is shown as a superscript letter following the machine instruction.

Table 5 lists, in numerical order, all instructions in the CRAY T90 series instruction set. Included for each instruction is the machine instruction, the CAL syntax, and a brief description.

Table 4. Special Indicators

Superscript	Description
N	New instruction (not available on non-IEEE systems)
D	Different instruction (op-code has different function on non-IEEE systems)
R	New floating-point format (IEEE format instead of Cray format)
M	Monitor mode only
O	Maintenance mode only

Table 5. Instruction Set

Machine Instruction	CAL Syntax	Description
000000	ERR	Error exit.
001000	PASS	Pass (no operation).
0010jk ^M (jk≠0)	CA,Aj Ak	Set channel (Aj) CA register (Ak) and activate channel.
0011jk ^M	CL,Aj Ak	Set channel (Aj) CL register (Ak).
0012j0 ^M	CI,Aj	Clear interrupt flag and error flag for channel (Aj). Clear Device Master Clear (output channels only). Enable channel interrupt.
0012j1 ^M	MC,Aj	Clear interrupt flag and error flags for channel (Aj). Set Device Master Clear (output channels only). Clear Ready Held (input channels only). Enable channel interrupt.
0012j2 ^M	DI,Aj	Disable channel Aj interrupt.
0012j3 ^M	EI,Aj	Enable channel Aj interrupt.
0013j0 ^M	XA Aj	Transmit (Aj) to exchange address.
0013j1 ^M	Aj XA	Transmit exchange address to Aj.
001302 ^M	EMI	Enable monitor interrupt mode (set EIM to 1).
001303 ^M	DMI	Disable monitor interrupt mode (clear EIM to 0).
0014j0 ^M	RT Sj	Transmit (Sj) to real-time clock.
0014j1 ^M	SIPI Aj	Send inter-CPU interrupt to CPU (Aj).
001402 ^M	CIPI	Clear inter-CPU interrupt.
0014j3 ^M	CLN Aj	Transmit (Aj) to cluster number register.
0014j4 ^M	PCI Sj	Transmit (Sj) to programmable clock.
001405 ^M	CCI	Clear programmable clock interrupt (clear PCI to 0).
001406 ^M	ECI	Enable programmable clock interrupt (set IPC to 1).
001407 ^M	DCI	Disable programmable clock interrupt (clear IPC to 0).

Machine Instruction	CAL Syntax	Description
001500 ^M	—	Clear all performance monitor counters.
001501 ^M	—	Clear performance monitor pointer.
001600 ^M	ESI	Enable system I/O interrupts (set SEI to 1).
0016j1 ^M	IVCP Aj	Invalidate cache in CPU (Aj).
0016j2 ^M	IVCL Aj	Invalidate cache in CPUs in cluster (Aj).
001640 ^M	BCD	Broadcast cluster detach.
0017jk ^M	BP,k Aj	Transmit (Aj) to breakpoint address k (k = 0 or 1).
00200k	VL Ak	Transmit (Ak) to vector length register.
002101 ^N	EFI INV	Enable floating-point invalid interrupts.
002102 ^N	EFI DIV	Enable floating-point divide by zero interrupts.
002103 ^N	EFI OVF	Enable floating-point overflow interrupts.
002104 ^N	EFI UNF	Enable floating-point underflow interrupts.
002105 ^N	EFI INX	Enable floating-point inexact interrupts.
002106 ^N	EFI INP	Enable floating-point exceptional input interrupts.
002201 ^N	DFI INV	Disable floating-point invalid interrupts.
002202 ^N	DFI DIV	Disable floating-point divide by zero interrupts.
002203 ^N	DFI OVF	Disable floating-point overflow interrupts.
002204 ^N	DFI UNF	Disable floating-point underflow interrupts.
002205 ^N	DFI INX	Disable floating-point inexact interrupts.
002206 ^N	DFI INP	Disable floating-point exceptional input interrupts.
002210	CBL	Clear bit matrix loaded bit (clear BML to 0).
002300	ERI	Enable interrupt on operand range error (set IOR to 1).
002301	EBP	Enable interrupt on breakpoint (set IBP to 1).
002400	DRI	Disable interrupt on operand range error (clear IOR to 0).
	DBP	Disable interrupt on breakpoint (clear IBP to 0).
002500	DBM	Disable bidirectional memory transfers (clear BDM to 0).
002501	ESC	Enable scalar cache (set SCE to 1).
002600	EBM	Enable bidirectional memory transfers (set BDM to 1).
002601	DSC	Disable and invalidate scalar cache (clear SCE to 0).
002700	CMR	Complete memory references.
002704	CPA	Complete port reads and writes (ports A, B, and C).
002705	CPR	Complete port reads (ports A and B).
002706	CPW	Complete port writes (port C).
002707 ^N	CFP	Complete all floating-point operations.

Machine Instruction	CAL Syntax	Description
0030j0	VM0 Sj	Transmit (Sj) to VM0.
003000	VM0 0 ^S	Clear VM0.
0030j1	VM1 Sj	Transmit (Sj) to VM1.
003001	VM1 0 ^S	Clear VM1.
0030j2	VM0 Aj	Transmit (Aj) to VM0.
0030j3	VM1 Aj	Transmit (Aj) to VM1.
003004 ^N	RNM	Set round-to-nearest mode.
003005 ^N	RUM	Set round-up mode.
003006 ^N	RZM	Set round-to-zero mode.
003007 ^N	RDM	Set round-down mode.
0034jk (j2=0)	SMjk 1,TS	Test and set semaphore <i>jk</i> (<i>jk</i> = 0 — 37 ₈).
0034jk (j2=1)	SM,Ak 1,TS	Test and set semaphore (Ak).
0036jk (j2=0)	SMjk 0	Clear semaphore <i>jk</i> (<i>jk</i> = 0 — 37 ₈).
0036jk (j2=1)	SM,Ak 0	Clear semaphore (Ak).
0037jk (j2=0)	SMjk 1	Set semaphore <i>jk</i> (<i>jk</i> = 0 — 37 ₈).
0037jk (j2=1)	SM,Ak 1	Set semaphore (Ak).
00400k	EXk	Exit <i>k</i> .
0050jk	J Bjk	Jump to Bjk.
0051jk ^O	JINV Bjk	Jump to Bjk (invalidate instruction buffers).
00600nm	J exp	Jump to <i>exp</i> .
006100nm	IJ exp	Jump to address in <i>exp</i> .
0064jknm (j2=0)	JTSjk exp	Jump to <i>exp</i> if SMjk = 1; else set SMjk.
0064jknm (j2=1)	JTS,Ak exp	Jump to <i>exp</i> if SM(Ak) = 1; else set SM(Ak).
007000nm	R exp	Return jump to <i>exp</i> ; set B00 to (P)+3.
007100nm	IR exp	Return jump to address in <i>exp</i> ; set B00 to (P)+3.
010000nm	JAZ exp	Jump to <i>exp</i> if (A0) = 0.
011000nm	JAN exp	Jump to <i>exp</i> if (A0) ≠ 0.
012000nm	JAP exp	Jump to <i>exp</i> if (A0) ≥ 0.
013000nm	JAM exp	Jump to <i>exp</i> if (A0) < 0.
014000nm	JSZ exp	Jump to <i>exp</i> if (S0) = 0.
015000nm	JSN exp	Jump to <i>exp</i> if (S0) ≠ 0.
016000nm	JSP exp	Jump to <i>exp</i> if (S0) ≥ 0.
017000nm	JSM exp	Jump to <i>exp</i> if (S0) < 0.
020i00nm	Ai exp	Transmit <i>nm</i> to Ai bits 2 ⁰ — 2 ³¹ ; Ai bits 2 ³² — 2 ⁶³ = 0.
020i20nm	Ai Ai:exp	Transmit <i>nm</i> to Ai bits 2 ⁰ — 2 ³¹ ; Ai bits 2 ³² — 2 ⁶³ unchanged.

Machine Instruction	CAL Syntax	Description
020i40nm	Ai exp: Ai	Transmit nm to Ai bits $2^{32} - 2^{63}$; Ai bits $2^0 - 2^{31}$ unchanged.
021i00nm	Ai exp	Transmit not(nm) to Ai bits $2^0 - 2^{31}$; Ai bits $2^{32} - 2^{63} = 1$.
022ijk	Ai exp	Transmit jk to Ai bits $2^0 - 2^5$; Ai bits $2^6 - 2^{63} = 0$.
023ij0	Ai Sj	Transmit (Sj) to Ai.
023i01	Ai VL	Transmit (VL) to Ai.
023ij6 ^M	Ai EA,j	Transmit exit address j to Ai.
023ij7 ^M	Ai EA,Aj	Transmit exit address (Aj) to Ai.
024ijk	Ai Bjk	Transmit (Bjk) to Ai.
025ijk	Bjk Ai	Transmit (Ai) to Bjk.
026ij0	Ai PSj	Transmit population count of (Sj) to Ai.
026ij1	Ai QSj	Transmit population count parity of (Sj) to Ai.
026ij2	Ai PAj	Transmit population count of (Aj) to Ai.
026ij3	Ai QAj	Transmit population count parity of (Aj) to Ai.
026ij4	Ai SB,Aj,+1	Transmit (SB(Aj)) to Ai; increment SB(Aj) by 1.
026ij5	Ai SBj,+1	Transmit (SBj) to Ai; increment (SBj) by 1.
026ij6	Ai SB,Aj	Transmit (SB(Aj)) to Ai.
026ij7	Ai SBj	Transmit (SBj) to Ai.
027ij0	Ai ZSj	Transmit leading zero count of (Sj) to Ai.
027ij1	Ai ZAj	Transmit leading zero count of (Aj) to Ai.
027ij2 ^M	EAj Ai	Transmit (Ai) to exit address j.
027ij3 ^M	EA,Aj Ai	Transmit (Ai) to exit address (Aj).
027ij6	SB,Aj Ai	Transmit (Ai) to SB(Aj).
027ij7	SBj Ai	Transmit (Ai) to SBj.
030ijk	Ai Aj+Ak	Transmit integer sum of (Aj) and (Ak) to Ai.
031ijk	Ai Aj-Ak	Transmit integer difference (Aj) and (Ak) to Ai.
032ijk	Ai Aj*Ak	Address multiply.
033i00 ^M	Ai CI	Transmit channel number of highest-priority interrupt request to Ai.
033ij0 ^M (j≠0)	Ai CA,Aj	Transmit current address of channel (Aj) to register Ai.
033ij1 ^M (j≠0)	Ai CE,Aj	Transmit status/error word of channel (Aj) to register Ai.
034ijk	Bjk,Ai ,A0	Transmit (Ai) words from common memory starting at address (A0) to B registers starting at register jk.
035ijk	,A0 Bjk,Ai	Transmit (Ai) words from B registers starting at register jk to memory starting at address (A0).

Machine Instruction	CAL Syntax	Description
036ijk	Tjk,Ai ,A0	Transmit (Ai) words from memory starting at address (A0) to T registers starting at register jk.
037ijk	,A0 Tjk,Ai	Transmit (Ai) words from T registers starting at register jk to memory starting at address (A0).
040i00nm	Si exp	Transmit nm to Si bits $2^0 - 2^{31}$; Si bits $2^{32} - 2^{63} = 0$.
040i20nm	Si Si:exp	Transmit nm to Si bits $2^0 - 2^{31}$; Si bits $2^{32} - 2^{63}$ unchanged.
040i40nm	Si exp:Si	Transmit nm to Si bits $2^{32} - 2^{63}$; Si bits $2^0 - 2^{31}$ unchanged.
041i00nm	Si exp	Transmit not(nm) to Si bits $2^0 - 2^{31}$; Si bits $2^{32} - 2^{63} = 1$.
042ijk	Si <exp	Form 1s mask in Si exp bits from right; jk field gets $100_8 - exp$.
005400 042ijk	Ai <exp	Form 1s mask in Ai exp bits from right; jk field gets $100_8 - exp$.
043ijk	Si >exp	Form 1s mask in Si exp bits from left; jk field gets exp.
005400 043ijk	Ai >exp	Form 1s mask in Ai exp bits from left; jk field gets exp.
044ijk	Si Sj&Sk	Transmit logical product of (Sj) and (Sk) to Si.
005400 044ijk	Ai Aj&Ak	Transmit logical product of (Aj) and (Ak) to Ai.
045ijk	Si #Sk&Sj	Transmit logical product of (Sj) and one's complement of (Sk) to Si.
005400 045ijk	Ai #Ak&Aj	Transmit logical product of (Aj) and one's complement of (Ak) to Ai.
046ijk	Si Sj!Sk	Transmit logical difference of (Sj) and (Sk) to Si.
005400 046ijk	Ai Aj!Ak	Transmit logical difference of (Aj) and (Ak) to Ai.
047ijk	Si #Sj!Sk	Transmit logical equivalence of (Sj) and (Sk) to Si.
005400 047ijk	Ai #Aj!Ak	Transmit logical equivalence of (Aj) and (Ak) to Ai.
050ijk	Si Sj!Si&Sk	Merge (Si) and (Sj) to Si using (Sk) as mask.
005400 050ijk	Ai Aj!Ai&Ak	Merge Ai and Aj to Ai using (Ak) as mask.
051ijk	Si Sj!Sk	Transmit logical sum of (Sj) and (Sk) to Si.
005400 051ijk	Ai Aj!Ak	Transmit logical sum of (Aj) and (Ak) to Ai.
052ijk	S0 S<exp	Shift (S) left exp = jk places to S0.
005400 052ijk	A0 A<exp	Shift (A) left exp = jk places to A0.
053ijk	S0 S>exp	Shift (S) right exp = $100_8 - jk$ places to S0.
005400 053ijk	A0 A>exp	Shift (A) right exp = $100_8 - jk$ places to A0.
054ijk	Si Si<exp	Shift (Si) left exp = jk places to Si.
005400 054ijk	Ai Ai<exp	Shift (Ai) left exp = jk places to Ai.
055ijk	Si Si>exp	Shift (Si) right exp = $100_8 - jk$ places to Si.
005400 055ijk	Ai Ai>exp	Shift (Ai) right exp = $100_8 - jk$ places to Ai.

Machine Instruction	CAL Syntax	Description
056ijk	$S_i \quad S_i, S_j < A_k$	Shift (S_i) and (S_j) left (A_k) places to S_i .
005400 056ijk	$A_i \quad A_i, A_j < A_k$	Shift (A_i) and (A_j) left (A_k) places to A_i .
057ijk	$S_i \quad S_j, S_i > A_k$	Shift (S_j) and (S_i) right (A_k) places to S_i .
005400 057ijk	$A_i \quad A_j, A_i > A_k$	Shift (A_j) and (A_i) right (A_k) places to A_i .
060ijk	$S_i \quad S_j + S_k$	Transmit integer sum of (S_j) and (S_k) to S_i .
061ijk	$S_i \quad S_j - S_k$	Transmit integer difference of (S_j) and (S_k) to S_i .
062ijk ^R	$S_i \quad S_j + F S_k$	Floating-point S_j plus S_k to S_i .
063ijk ^R	$S_i \quad S_j - F S_k$	Floating-point S_j minus S_k to S_i .
064ijk ^R	$S_i \quad S_j * F S_k$	Floating-point S_j times S_k to S_i .
065ijk ^D	$S_i \quad S_k / F S_j$	Floating-point S_k divided by S_j to S_i .
066ijk ^D	$S_i \quad S_j * L S_k$	Integer S_j times S_k to S_i , returning lower.
005400 066ijk ^N	$S_i \quad S_j * U S_k$	Integer S_j times S_k to S_i , returning upper.
070ij0 ^D	$S_i \quad \text{SQRT}, S_j$	Floating-point square root of S_j to S_i .
070ij1	$V_i \quad C_i, S_j \& VM$	Transmit compressed index of (S_j) controlled by (VM) to V_i .
070ij2 ^N	$S_i \quad \text{INT}, S_j$	Floating-point S_j to integer S_i
070ij3 ^N	$S_i \quad \text{RINT}, S_j$	Floating-point S_j to rounded integer S_i
070ij4 ^N	$S_i \quad \text{FLT}, S_j$	Integer S_j to floating-point S_i
070ij6	$S_i \quad S_j * B^T$	Transmit bit-matrix product of (S_j) and (B^T) to S_i .
071i0k	$S_i \quad A_k$	Transmit (A_k) with no sign extension to S_i .
072i00	$S_i \quad \text{RT}$	Transmit real-time clock to S_i .
072i02	$S_i \quad \text{SM}$	Transmit semaphores to S_i .
072ij3	$S_i \quad \text{ST}_j$	Transmit (ST_j) register to S_i .
072ij6	$S_i \quad \text{ST}, A_j$	Transmit $\text{ST}(A_j)$ to S_i .
073i00	$S_i \quad \text{VM}_0$	Transmit (VM_0) to S_i .
073i10	$S_i \quad \text{VM}_1$	Transmit (VM_1) to S_i .
073i20	$A_i \quad \text{VM}_0$	Transmit (VM_0) to A_i .
073i30	$A_i \quad \text{VM}_1$	Transmit (VM_1) to A_i .
073ij1 ^M	$S_i \quad \text{SR}_j$	Transmit (SR_j) to S_i (monitor mode only for $j = 2 \text{ --- } 7$).
073i02	$\text{SM} \quad S_i$	Transmit (S_i) to semaphores.
073ij3	$\text{ST}_j \quad S_i$	Transmit (S_i) to ST_j .
073i05	$\text{SR}_0 \quad S_i$	Transmit (S_i) bits 2^{48} — 2^{52} to SR_0 .
005400 073i05 ^N	$\text{SETRM} \quad S_i$	Set rounding mode from S_i .
073i25 ^O	$\text{SR}_2 \quad S_i$	Advance performance monitor pointer.
073i75 ^{MO}	$\text{SR}_7 \quad S_i$	Transmit (S_i) to maintenance channel.
073ij6	$\text{ST}, A_j \quad S_i$	Transmit (S_i) to $\text{ST}(A_j)$.
074ijk	$S_i \quad T_{jk}$	Transmit (T_{jk}) to S_i .

Machine Instruction	CAL Syntax	Description
075ijk	Tjk Si	Transmit (Si) to Tjk.
076ijk	Si Vj,Ak	Transmit (Vj element (Ak)) to Si.
077ijk	Vi,Ak Sj	Transmit (Sj) to Vi element (Ak).
10hi00nm	Ai exp,Ah	Load Ai from ((Ah) + exp).
10hi20nm	Ai exp,Ah,BC	Load Ai from ((Ah) + exp) bypassing data cache and invalidating cache line.
10hi40pnm	Ai exp,Ah	Load Ai from ((Ah) + exp).
10hi60pnm	Ai exp,Ah,BC	Load Ai from ((Ah) + exp) bypassing data cache and invalidating cache line.
11hi00nm	exp,Ah Ai	Store (Ai) to ((Ah) + exp).
11hi40pnm	exp,Ah Ai	Store (Ai) to ((Ah) + exp).
12hi00nm	Si exp,Ah	Load Si from ((Ah) + exp).
12hi20nm	Si exp,Ah,BC	Load Si from ((Ah) + exp) bypassing data cache and invalidating cache line.
12hi40pnm	Si exp,Ah	Load Si from ((Ah) + exp).
12hi60pnm	Si exp,Ah,BC	Load Si from ((Ah) + exp) bypassing data cache and invalidating cache line.
13hi00nm	exp,Ah Si	Store (Si) to ((Ah) + exp).
13hi40pnm	exp,Ah Si	Store (Si) to ((Ah) + exp).
140ijk	Vi Sj&Vk	Transmit logical products of (Sj) and (Vk elements) to Vi elements.
141ijk	Vi Vj&Vk	Transmit logical products of (Vj elements) and (Vk elements) to Vi elements.
142ijk	Vi Sj!Vk	Transmit logical sums of (Sj) and (Vk elements) to Vi elements.
143ijk	Vi Vj!Vk	Transmit logical sums of (Vj elements) and (Vk elements) to Vi elements.
144ijk	Vi Sj Vk	Transmit logical differences of (Sj) and (Vk elements) to Vi elements.
145ijk	Vi Vj Vk	Transmit logical differences of (Vj elements) and (Vk elements) to Vi elements.
146ijk	Vi Sj!Vk&VM	Merge (Sj) and (Vk elements) to Vi elements using (VM) as mask.
147ijk	Vi Vj!Vk&VM	Merge (Vj elements) and (Vk elements) to Vi elements using (VM) as mask.
150ijk	Vi Vj<Ak	Shift (Vj elements) left (Ak) places to Vi elements.
005400 150ij0	Vi Vj<V0	Shift (Vj elements) left (V0 elements) places to Vi elements.
151ijk	Vi Vj>Ak	Shift (Vj elements) right (Ak) places to Vi elements.
005400 151ij0	Vi Vj>V0	Shift (Vj elements) right (V0 elements) places to Vi elements.

Machine Instruction	CAL Syntax	Description
152ijk	$V_i \quad V_j, V_j < A_k$	Double shift (V_j elements) left (A_k) places to V_i elements.
005400 152ijk	$V_i \quad V_j, A_k$	Transfer (V_j elements) starting at element (A_k) to V_i elements.
153ijk	$V_i \quad V_j, V_j > A_k$	Double shift (V_j elements) right (A_k) places to V_i elements.
005400 153ij0	$V_i \quad V_j, [VM]$	Compress V_j by (VM) to V_i .
005400 153ij1	$V_i, [VM] \quad V_j$	Expand V_j by (VM) to V_i .
154ijk	$V_i \quad S_j + V_k$	Transmit integer sums of (S_j) and (V_k elements) to V_i elements.
155ijk	$V_i \quad V_j + V_k$	Transmit integer sums of (V_j elements) and (V_k elements) to V_i elements.
156ijk	$V_i \quad S_j - V_k$	Transmit integer differences of (S_j) and (V_k elements) to V_i elements.
157ijk	$V_i \quad V_j - V_k$	Transmit integer differences of (V_j elements) and (V_k elements) to V_i elements.
160ijk ^R	$V_i \quad S_j * FV_k$	Floating-point S_j times V_k to V_i .
161ijk ^R	$V_i \quad V_j * FV_k$	Floating-point V_j times V_k to V_i .
162ijk ^D	$V_i \quad V_k / FS_j$	Floating-point V_k divided by S_j to V_i .
163ijk ^D	$V_i \quad V_k / FV_j$	Floating-point V_k divided by V_j to V_i .
005501 164ijk ^N	$S_i \quad S_j, EQ, S_k$	Floating-point compare equal.
005502 164ijk ^N	$S_i \quad S_j, NE, S_k$	Floating-point compare not equal.
005503 164ijk ^N	$S_i \quad S_j, GT, S_k$	Floating-point compare greater than.
005504 164ijk ^N	$S_i \quad S_j, LE, S_k$	Floating-point compare less than or equal.
005505 164ijk ^N	$S_i \quad S_j, LT, S_k$	Floating-point compare less than.
005506 164ijk ^N	$S_i \quad S_j, GE, S_k$	Floating-point compare greater than or equal.
005507 164ijk ^N	$S_i \quad S_j, UN, S_k$	Floating-point compare unordered.
005521 1640jk ^N	$VM \quad S_j, EQ, V_k$	Floating-point compare equal.
005522 1640jk ^N	$VM \quad S_j, NE, V_k$	Floating-point compare not equal.
005523 1640jk ^N	$VM \quad S_j, GT, V_k$	Floating-point compare greater than.
005524 1640jk ^N	$VM \quad S_j, LE, V_k$	Floating-point compare less than or equal.
005525 1640jk ^N	$VM \quad S_j, LT, V_k$	Floating-point compare less than.
005526 1640jk ^N	$VM \quad S_j, GE, V_k$	Floating-point compare greater than or equal.
005527 1640jk ^N	$VM \quad S_j, UN, V_k$	Floating-point compare unordered.
005541 1640jk ^N	$VM \quad V_j, EQ, V_k$	Floating-point compare equal.
005542 1640jk ^N	$VM \quad V_j, NE, V_k$	Floating-point compare not equal.
005543 1640jk ^N	$VM \quad V_j, GT, V_k$	Floating-point compare greater than.
005544 1640jk ^N	$VM \quad V_j, LE, V_k$	Floating-point compare less than or equal.
005545 1640jk ^N	$VM \quad V_j, LT, V_k$	Floating-point compare less than.

Machine Instruction	CAL Syntax	Description
005546 1640jk ^N	VM V _j ,GE,V _k	Floating-point compare greater than or equal.
005547 1640jk ^N	VM V _j ,UN,V _k	Floating-point compare unordered.
165ijk ^D	V _i V _j *LV _k	Integer V _j times V _k to V _i , returning lower.
005400 165ijk ^N	V _i V _j *UV _k	Integer V _j times V _k to V _i , returning upper.
166ijk ^D	V _i S _j *LV _k	Integer S _j times V _k to V _i , returning lower.
005400 166ijk ^N	V _i S _j *UV _k	Integer S _j times V _k to V _i , returning upper.
167ij0 ^D	V _i INT,V _j	Floating-point V _j to integer V _i .
167ij1 ^D	V _i RINT,V _j	Floating-point V _j to rounded integer V _i .
167ij2 ^D	V _i FLT,V _j	Integer V _j to floating-point V _i .
170ijk ^R	V _i S _j +FV _k	Floating-point S _j plus V _k to V _i .
171ijk ^R	V _i V _j +FV _k	Floating-point V _j plus V _k to V _i .
172ijk ^R	V _i S _j -FV _k	Floating-point S _j minus V _k to V _i .
173ijk ^R	V _i V _j -FV _k	Floating-point V _j minus V _k to V _i .
174ij0 ^D	V _i SQRT,V _j	Floating-point square root of V _j to V _i .
174ij1	V _i PV _j	Transmit population count of (V _j elements) to V _i elements.
174ij2	V _i QV _j	Transmit population count parity of (V _j elements) to V _i elements.
174ij3	V _i ZV _j	Transmit leading zero count of (V _j elements) to V _i elements.
1740j4	BMM LV _j	Transmit V _j elements 0 — 63 to B matrix.
1740j5	BMM UV _j	Transmit V _j elements 64 — 127 to B matrix.
174ij6	V _i V _j *BT	Transmit bit-matrix product of (V _j) and (B ^T) to V _i .
1750j0	VM V _j ,Z	Set VM bit if (V _j element) = 0.
1750j1	VM V _j ,N	Set VM bit if (V _j element) ≠ 0.
1750j2	VM V _j ,P	Set VM bit if (V _j element) ≥ 0.
1750j3	VM V _j ,M	Set VM bit if (V _j element) < 0.
175ij4	V _i ,VM V _j ,Z	Set VM bit if (V _j element) = 0 and store compressed indices of V _j elements = 0 in V _i .
175ij5	V _i ,VM V _j ,N	Set VM bit if (V _j element) ≠ 0 and store compressed indices of V _j elements ≠ 0 in V _i .
175ij6	V _i ,VM V _j ,P	Set VM bit if (V _j element) ≥ 0 and store compressed indices of V _j elements ≥ 0 in V _i .
175ij7	V _i ,VM V _j ,M	Set VM bit if (V _j element) < 0 and store compressed indices of V _j elements < 0 in V _i .
176i0k	V _i ,A0,Ak	Load V _i from memory starting at address (A0) and incrementing by (Ak).
176i1k	V _i ,A0,Vk	Load V _i from memory using addresses (A0) + (Vk).

Machine Instruction	CAL Syntax	Description
005400 176ijk	$V_i:V_j$,A0:Ak,Vk	Load V_i from memory using addresses $(A0) + (Vk)$ and load V_j from memory using addresses $(Ak) + (Vk)$.
1770jk	,A0,Ak V_j	Store (V_j) to memory starting at address $(A0)$ and incrementing by (Ak) .
1771jk	,A0,Vk V_j	Store (V_j) to memory using addresses $(A0) + (Vk)$.