# **NETWORK MODULE**

General Description	3
Physical Description	6
Options	9
LA Option	9
LB Option	9
LC Option	9
LM Option	9
Sanity Code in the Network Module	10
Write Sequence	11
Read Sequence	15

### **Figures**

Figure 1.	CRAY T932 Chassis and Module Map	3
Figure 2.	CPU and Memory Interface	4
Figure 3.	Network Module Board 1	7
Figure 4.	Network Module Board 2	8
Figure 5.	General Flow through Network Module during a Write Sequence	11
Figure 6.	Write Data Flow through Network Module	13
Figure 7.	Address Flow through Network Module	14
Figure 8.	General Flow through Network Module during a Read Sequence	15
Figure 9.	Read Data Flow through Network Module	17
Tables		
Table 1.	Network Modules in CRAY T916 Systems	5
Table 2.	Network Modules in CRAY T932 Systems	5

-

### **General Description**

The network module provides the interface between the CPUs and the memory modules. The CRAY T916 system contains eight network modules; the CRAY T932 system contains 16 network modules. The CRAY T94 systems do not contain network modules. The network modules are arranged in groups of four in chassis locations C, G, K, and O, as shown in the chassis map in Figure 1. The CRAY T916 chassis is similar, except quadrants 2 and 3 are empty.




Figure 1. CRAY T932 Chassis and Module Map

Each network module is responsible for steering data between eight CPUs and the eight subsections within two sections of memory, as shown in Figure 2. One side of the network module handles data for the even section; the other side of the module handles data for the odd section.




Figure 2. CPU and Memory Interface

Table 1 and Table 2 define the CPUs and memory sections associated with each network module. The tables also identify the chassis location of each network module, as well as the locations of the CPUs associated with the network modules.

CPUs	CPU Module Chassis Location	Memory Sections	Network Module	Network Module Chassis Location
		0&1	NW03	K4
0.7		2&3	NW06	G3
0 – 7	J1 – J8 –	4 & 5	NW04	G1
		6&7	NW01	K2
		0&1	NW02	K3
10 – 17	F1 – F8	2&3	NW07	G4
10 - 17		4 & 5	NW05	G2
		6&7	NW00	K1

Table 1. Network Modules in CRAY T916 Syst
--

Table 2. Network Modules in CRAY T932 Systems

CPUs	CPU Module Chassis Location	Memory Sections	Network Module	Network Module Chassis Location	
		0&1	NW16	O3	
0-7	J1 – J8 –	2&3	NW13	C4	
0-7	J1-J0 -	4 & 5	NW04	G1	
		6&7	NW01	K2	
		6&7	NW00	K1	
10 – 17	F1-F8	4 & 5	NW05	G2	
10-11		2&3	NW12	C3	
		0&1	NW17	O4	
		0&1	NW14	O1	
20 – 27		2 & 3	NW11	C2	
20-21	B1 – B8	4 & 5	NW06	G3	
		6 & 7	NW03	K4	
		6&7	NW02	КЗ	
30 – 37	N1 – N8	4 & 5	NW07	G4	
30-37		2&3	NW10	C1	
		0&1	NW15	O2	

### **Physical Description**

The network module is a single assembly that consists of one 8-layer printed circuit board (A board) laminated between two 22-layer printed circuit boards (boards 1 and 2). Logic chips are mounted on board 1 and board 2.

The network module also contains 16 connector pads for orthogonal interconnect module (OIM) connectors: 8 on each side of the module. One side of the network module connects to eight system interconnect boards (SIBs); the other side connects to eight memory modules. Figure 3 and Figure 4 illustrate the physical layout of the network module and identify which side of the module connects to the SIB and which side connects to the CM modules.




Figure 3. Network Module Board 1




Figure 4. Network Module Board 2

### Options

There are three main option types that move the data through the network module: the LA, LB, and LC options.

#### LA Option

The network module contains 24 LA options. The LA option provides a 6-rank first-in-first-out (FIFO) buffer for write references. A memory write reference requires 1 1/2 LA options. The LA option provides a 2-by-2 multiplexer for read references. Read references require three LA options. There are four input FIFO buffers for each of the two inputs and one buffer for each of the two outputs.

#### LB Option

The network module contains 28 LB options. The LB option contains two pairs of 4-by-4 multiplexers for data, address, and control. One pair of multiplexers is used for CPU-to-memory references during a memory write operation; the other pair is used for memory-to-CPU references during a read operation. The read multiplexers operates independently of the write multiplexers, with the exception of the Master Clear signal, which clears both pairs of multiplexers. The LB option also handles subsection conflicts.

#### LC Option

The network module contains 24 LC options. The LC option contains a 4-rank FIFO with a 2-by-2 multiplexer for write operations. During read operations, the LC uses a 6-rank FIFO buffer to buffer the data coming from memory.

#### LM Option

The network module contains two LM options. The LM options are used for sanity code detection and for the logic monitor functions. If sanity code is not detected, the LM options force a Master Clear signal to the LA, LB, and LC options and the attached memory modules. When sanity code is detected, the Master Clear condition is cleared.

The TW options are placed in unused option locations to enable the master clock signal to be routed to the blank locations.

### Sanity Code in the Network Module

The network modules receive sanity code from the CP modules. Configuration codes in the CPU enable sanity code to be sent to the memory modules (via the network modules). The LA options in the network module receive the sanity code from the CI options in the CPU. After the LA option has verified the sanity code, it automatically returns the sanity code to the CPU and forwards it to the LM option.

When the LM option receives the sanity code from an LA option, it removes the Master Clear condition from the network module and from the connected memory modules. It then forwards the sanity code to the LC options. The LC options send the sanity code to the memory modules. When a memory module receives the sanity code, it automatically returns the sanity code to the LC option from which it received the sanity code.

If a CPU drops its sanity connection to the network module, the LM option searches for a source of sanity code from another CPU. This is done without any interruption in the performance of the network module, as long as another source of sanity code is found. If no other sanity code is detected, the LM option sends a Master Clear signal to the options on the network module and to the connected memory modules.

## Write Sequence

During a write reference, the network module receives data from one of eight CPUs. The write data comes from the CPU (via the SIB) in two 38-bit packets. The CPU performs the section steering so that the data going to the odd section arrives on one board of the network module, and the data going to the even section arrives on the other board. Figure 5 illustrates the general flow of data and control through the network module.




Figure 5. General Flow through Network Module during a Write Sequence

The following paragraphs describe a write sequence from CPU 0 to memory section 0, subsection 4. Figure 6 illustrates the write data flow through the options on the network module; Figure 7 illustrates the address flow through the network module. Refer to these figures when reading the following paragraphs.

As the data enters the network module, it is latched into the first available rank within two LA options, as shown in Figure 6. The LA options also receive address and control information from the CI option in the CPU to steer the data to the correct location in memory.

The data leaves the LA options and enters the LB options. The LB options handle subsection conflict resolution. If more than one CPU in a stack requests the same subsection in the same clock period, the LB options give priority to the lower-numbered CPU's request and delay each subsequent request for 1 clock period. LB01 through LB07, and LB15 through LB21 handle conflicts among processors 0 through 3; options LB08 through LB14, and LB22 through LB28 handle conflicts among processors 4 through 7, as shown in Figure 5.

The LB options use the subsection bits to steer the data to the correct group of LC options. Each group of three LC options is associated with two subsections, as shown in Figure 5. The LC options handle subsection conflicts between upper (4 through 7) and lower (0 through 3) CPUs. The LC options steer data to one of two subsections. Data leaving one board goes to the subsections in the odd memory section; data leaving the other board goes to the subsections in the even memory section.




Figure 6. Write Data Flow through Network Module

HTM-192-B


Cray Research Proprietary

Network Module

Ξ

LA13 LB15 LC13 IAG -OBA -Address Bits OAG -IBA -OAJ 0-3 OBD IAJ Address Bits 0 - 3 IBD IAG -IAJ Address Bits IBE -OBE -OAG-OBA - Address Bits LB16 C100 OBH Address Bits 4 - 7 4-7 OAJ IAH OB! 0-8 OGA - Address Bits IBA – 0-16 IBQ OGQ IB! OAG Address Bit 8 LB17 Address Bit IAG -OBI -OBL 8 - 11 IAJ LC14 OAH-IBA -ÔAJ Address Bits 9-11 IAC OBA - Address Bits OBI 9-17 OBM -Address Bits IAG -LB18 OBP 12 - 15 IAJ OAG -IBD -OAH Address Bits 12 - 15 IAG OBQ Address Bit 16 OAG -IBH, Address Bits 16 - 17 IBI OAH IAG LB19 LA14 OBA – Address Bits IAH --OAI -IBA – IBB \_ LC15 IAJ Address Bits 18 - 19 OBC 17 - 19 OAJ OGR – Address Bits OGY 17 – 24 IBA -IBH LB20 OAG-OBA – Address Bits OBD -Address Bits IAG --IBC --OBG 20-23 IAJ OAJ Address Bits 20 - 23 IBF OBG 18 - 24 LB21 IBG OBH Address Bit 24 Address Bit 24 OAG IAG

Network Module



Cray Research Proprietary

HTM-192-B

### **Read Sequence**

During a read reference, the network module receives data from one subsection. The data from the odd section of memory enters on one board, and the data from the even section enters on the other board of the network module. Figure 8 illustrates the general flow of data and control through the network module during a read sequence.




Figure 8. General Flow through Network Module during a Read Sequence

The following paragraphs describe the options involved during a memory read sequence from section 0, subsection 4 to CPU 0. Figure 9 illustrates the read data flow through the options on the network module; Figure 7 illustrates the address flow through the network module. Refer to these figures when reading the following paragraphs.

Read data leaves the memory module in 76-bit single-word transfers and is latched into the first available rank on the LC options. The LC options also receive a 5-bit destination code that steers the data to the requesting CPU. From the LC options, the data and destination code bits enter the LB options. The lower LB options (LB00 through LB07 and LB15 through LB21) handle conflicts among subsections 0, 4, 1, and 5. The upper LB options (LB08 through LB14 and LB22 through LB28) handle conflicts among subsections 2, 6, 3, and 7.

The LB options steer the data and destination code bits to a group of three LA options. The LA options handle conflicts between upper and lower LB options. Each group of three LA options communicates with two CPUs, as shown in Figure 8. The LA options send the data to the proper CPU via the SIB.

Read Data Bits	IDA -	LC15		Data Bits 0 – 10	IFA IFK	LB15	OEA – OEK	Data Bits 0 – 10	IDA – IDK	LA13	ODA - ODP	Data Bits 0 – 15	•
0 – 15		1	ODL - ODP	Data Bits 11 – <u>15</u>	IFA – IFE	LB16	OEA - OEE	Data Bits 11 – 15	IDL - IDP		ODQ ODS	Check Bits 0 – 2	
Check Bits 0-2	IDQ - IDS		ODQ - ODS	Check Bits 0 – 2	IFF IFH		OEF - OEH	Check Bits 0 – 2	IDQ - IDS				Þ
Read Data Bits 16 – 31	IDT – IEI		Data Bits 16 – 18	ata Bits IDI - ODZ 16			Data Bits 16 – 22						
Check Bits 3 – 5	IEJ - IEL		ODW - OEG	Data Bits 19 – 29	IFA – IFK	LB17	OEA - OED	Data Bits 19 – 22	IDW – IDZ				
Read Data Bits 32 – 44	IEM IEY	1	OEH	Data Bits	IFA		OEE OEK	Data Bits 23 – 29	IDA – IDG	LA14		Data Bits	
02	>	1	OEI	30 – 31	IFB	LB18	OEA, OEB	Data Bits 30, 31	IDH, IDI	]	ODA – ODI	23 – 31	_
			OEJ - OEL	Check Bits 3-5	IFC - IFE		OEC - OEE	Check Bits 3-5	IDJ - IDL		ODJ - ODL	Check Bits 3 – 5	To CJ
			OEM - OER	Data Bits 32 - 37	IFF - IFK		OEF - OEK	Data Bits 32 – 37	IDM – IDR			<u> </u>	•
			OES – OEY	Data Bits 38 - 44	IFA – IFG	LB19	OEA OEH	Data Bits 38 – 45	IDS - IDZ		ODM – ODZ	Data Bits 32 – 45	•
Read Data Bits	IEA	LC14	OEA - OEC	Data Bits 45 - 47	IFH IFJ		OEI, OEJ	Data Bits 46, 47	IDA, IDB		ODA, ODB	Data Bits 46, 47	
<u>45 – 47</u>	IEC		OED	Check Bit 6	IFK		OEK	Check Bit 6	IDC	]	ODC -	Check Bits	•
Check Bits 6-8 Read Data Bits	IED - IEF IEG -	-	OEE, OEF	Check Bits 7, 8	IFA, IFB	LB20	OEA, OEB	Check Bits 7, 8	IDD, IDE	]	ODE	6-8	•
<u>48 – 63</u> Check Bits	IEV IEV	→ OEG - Data Bits IFC - OEO 48 - 56 IFK		OEC - OEK	Data Bits 48 - 56	IDF - IDN		ODF - ODU	Data Bits 48 - 63	Þ			
9 – 11			OEP - OEV	Data Bits 57 – 63	IFA IFG	LB21	OEA - OEG	Data Bits 57 – 63	IDO - IDU		ODV - ODX	Check Bits 9 – 11	_
			OEW - OEY	Check Bits 9 –11	IFH – IFJ		OEH OEJ	Check Bits 7 – 9	IDV – IDX				Þ

Figure 9. Read Data Flow through Network Module

.

.

.

### **Title: Network Module** (CRAY T90<sup>™</sup> Series)

Number: HTM-192-B

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this document?

Troubleshooting	Tutorial or introduction
<b>Reference</b> information	Classroom use

\_Other - please explain \_\_\_\_\_

Using a scale from 1 (poor) to 10 (excellent), please rate this document on the following criteria and explain your ratings:

Accuracy	
Organization	
Readability	
Physical qualities (binding, printing, page layout)	
Amount of diagrams and photos	
Quality of diagrams and photos	
Completeness (Check one and explain your answer)	
Too much informationToo little information	Correct amount

You may write additional comments in the space below. Mail your comments to the address below, fax them to us at +1 715 726 4353, or E-mail them to us at spt@cray.com. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

NAME
JOB TITLE
E-MAIL ADDRESS
SITE/LOCATION
TELEPHONE
DATE
for attach your business card



Attn: Service Publications and Training 890 Industrial Boulevard P.O. Box 4000 Chippewa Falls, WI 54729-0078 USA

[or attach your business card]

.

•