# **CRAY T90 SERIES INSTRUCTION SET OVERVIEW**

		•
Notational	Conventions	2
Instruction	Formats	3
One-par	cel Instruction Formats	3
Three-p	arcel Instruction Formats	4
Nur-pa	rcel Instruction Format	6
Extende	Instruction Set	7
Special Reg	sur Values	7
Undefined I	Instructions	8
Triton-mod		8
Monitor-mo	de Instructions	10
IMI-mode I	nstructions A.	11
Instruction	and Branch Timine Co	13
Instruction a		1.4
		14
Branch		
Special CA	L Syntax Forms	$CD_{A}$
Instruction	Summary	-IV
Figures		
Figure 1.	Vector Element Layout	2
Figure 2.	General Instruction Format	3
Figure 3.	One-parcel Instruction Formats	4
Figure 4.	Three-parcel Instruction Formats	5
Figure 5.	Four-Parcel Instruction Formats	6
Tables		<u> </u>
Table 1.	Special Register Values	7
Table 2.	Triton-mode Instructions	9
Table 3.	Monitor-mode Instructions	10
Table 4.	IMI-mode Instructions	11
Table 5.	Special Indicators	17
Table 6.	Instruction Special Indicators	17

at de

This overview describes the CPU instruction set. Depending on the state of the Triton mode (TRI) bit in the exchange package, the CPU operates in one of two modes: Triton mode or C90 mode.

In Triton mode, the A registers are 64 bits wide; bit 63 is the sign bit. (Software written for earlier machines needs to be recompiled before it can run in Triton mode.) In C90 mode, the CRAY T90 series system is binary-compatible with software written for the CRAY C90 computer system. The A registers are 32 bits wide; bit 31 is the sign bit.

Some instructions operate differently in Triton mode than in C90 mode; the following subsections explain these differences.

# **Notational Conventions**

This document uses the following conventions:

- Machine instructions are octal; all other numbers are decimal unless otherwise indicated.
- Register bits are numbered from right to left as powers of 2.
- The letter n represents a specified value.
- Variable parameters are in *italic* type.
- The symbol \* designates an arithmetic product.
- The VM register contains the vector mask bits, which consists of two parts: VM0 and VM1. As shown in Figure 1, VM0 contains vector mask bits for elements 0 through 63; VM1 contains vector mask bits for elements 64 through 127.

Element	0	63
VMO	63	0
Element	64	127
VM1	63	0

Figure 1. Vector Element Layout

### **Instruction Formats**

Instructions can be 1 parcel (16 bits), 3 parcels (48 bits), or 4 parcels (64 bits) long. Instructions contain 4 parcels per word. Within a word, parcels are numbered 0 through 3 from left to right.

A 3- or 4-parcel instruction can begin in any parcel of a word and can span a word boundary. For example, a 3-parcel instruction beginning in parcel 3 of a word ends in parcel 1 of the next word. No padding of word boundaries is required. Any parcel position can be addressed in branch instructions.

Figure 2 shows the general instruction format. The first parcel is divided into five fields. The second, third, and fourth parcels each contain a single field. Figure 3 and Figure 4 show how multiparcel instructions are actually stored in memory.



Figure 2. General Instruction Format

#### **One-parcel Instruction Formats**

Most instructions are 1-parcel instructions; there are two types of 1-parcel instruction formats as shown in the following list. Figure 3 illustrates these two formats.

- 1-parcel instructions with discrete *j* and *k* fields
- 1-parcel instructions with combined j and k fields



Figure 3. One-parcel Instruction Formats

In 1-parcel instructions with discrete j and k fields, the j and k fields usually designate operand registers. The i field designates a destination register. Some instructions do not use all three of these fields. Other instructions use the i or k field to provide additional bits for the operation code.

In 1-parcel instructions with combined j and k fields, the jk field usually contains a constant or designates a source or destination register. The i field usually designates a destination or source register. Some instructions use the i field or bit 2 of the j field to provide additional bits for the operation code.

Some 1-parcel instructions of both formats are part of the extended instruction set. For example, they perform different operations when immediately preceded by the extended instruction set (EIS) parcel 005400.

#### **Three-parcel Instruction Formats**

Some instructions are 3-parcel instructions. Figure 4 shows the 3-parcel format.

- 3-parcel instruction with field *nm* as a constant
- 3-parcel instruction with field nm as a branch address
- 3-parcel instruction with field *nm* as an address displacement

In all three formats, field nm is a 32-bit field with parcel n (the last parcel of the instruction) the most significant parcel.

HTM-xxx-0 September 23, 1994

4



Figure 4. Three-parcel Instruction Formats

Three-parcel instructions with the *nm* fields as constants transmit a constant value to an A or S register (instructions 020, 021, 040, and 041). The *i* field specifies the destination register. The *j* and *k* fields are not used, except that bits 1 and 2 of the *j* field specify different operations for instructions 020 and 040.

Three-parcel instructions with the nm fields as jump addresses are used for all types of jumps (instructions 006 through 017). Instructions 006 and 007 use *i* field bit 0 to distinguish between direct and indirect jumps.

Instruction 006 uses *i* field bit 2 to distinguish between unconditional and conditional jumps. For conditional jumps, instruction 006 uses the *jk* field as the test register designator. Instructions 010 through 017 do not use the *i*, *j*, and *k* fields.

Three-parcel instructions with field nm as address displacements are used for A-register and S-register memory references (instructions 10*h* through 13*h*) using normal addressing. The *h* field selects an A register to be used as an address index. The *i* field designates an A or S register as the source or destination of the data. For memory read references (instructions 10*h* and 12*h*) *j* field bit 1 disables/enables bypass of the data cache. Bit 2 of the *j* field must be 0 to indicate a 3-parcel (normal addressing) instruction. The *k* field is not used.

### **Four-parcel Instruction Format**

Figure 5 shows the 4-parcel instruction format. Field pnm is a 48-bit field with parcel p (the last parcel of the instruction) the most significant parcel.



Figure 5. Four-Parcel Instruction Formats

Four-parcel instructions are used for A- and S-register memory references (instructions 10h through 13h) using extended addressing. The h field selects an A register to be used as an address index. The *i* field designates an A or S register as the source or destination of the data. For memory

6

read references (instructions 10*h* and 12*h*), *j* field bit 1 disables/enables bypass of the data cache. Bit 2 of the *j* field must be 1 to indicate a 4-parcel (extended addressing) instruction. The *k* field is not used.

#### **Extended Instruction Set**

The operation of some 1-parcel instructions is modified when they immediately follow a special instruction parcel (005400). The set of modified instructions is called the extended instruction set (EIS).

Each EIS instruction must be immediately preceded by the instruction parcel 005400 or the instruction performs its normal operation. For example, if instruction 044ijk is *not* preceded by parcel 005400, it computes the logical sum of registers Sj and Sk and transmits the result to register Si. If instruction 044ijk is preceded by parcel 005400, it computes the logical sum of registers Aj and Ak and transmits the result to register Ai.

### **Special Register Values**

If register A0 or S0 is referenced in the h, j, or k field of certain instructions, the contents of the respective register are not used; instead, a special operand is generated.

The special operand is available regardless of existing A0 or S0 reservations (and in this case is not checked). This special operand does not alter the actual value of the A0 or S0 register. If register A0 or S0 is used in the *i* field as the operand, the actual value of the register is provided. Cray Assembly Language (CAL) issues a caution-level error message for A0 or S0 when 0 does not apply to the *i* field. Table 1 lists the special register values.

<b>Fable</b>	1.	Special	Register	Values
--------------	----	---------	----------	--------

Instruction Field	Operand Value
Ah, $h = 0$	0
A <i>j</i> , <i>j</i> = 0	0
A <i>k</i> , <i>k</i> = 0	1
S <i>j</i> , <i>j</i> = 0	0
S <i>k</i> , <i>k</i> = 0	bit 63= 1

### **Undefined Instructions**

Executing an illegal instruction produces undefined results. Some instructions cause an error exit, others are no-ops, etc. However, no illegal instruction will halt/hang the CPU.

# **Triton-mode Instructions**

Triton mode is active when the Triton-mode (TRI) bit in the exchange package modes field is set. Some instructions execute correctly only if the CPU is operating in Triton mode. If a Triton-mode instruction issues while the CPU is operating in C90 mode, the result is undefined. Table 2 lists the instructions that are privileged to Triton mode.

Machine Instruction CAL Syntax		Instruction Type	
0030/2 0030/3 020/20nm 020/40nm 027 ij1 005400 042 ijk 005400 043 ijk 005400 044 ijk 005400 045 ijk 005400 046 ijk 005400 050 ijk 005400 050 ijk 005400 051 ijk 005400 051 ijk 005400 053 ijk 005400 055 ijk 005400 055 ijk 005400 055 ijk 005400 057 ijk 073 i20 073 i30	VMO VM1 Ai Ai Ai Ai Ai Ai Ai Ai AO AO AO Ai Ai Ai Ai Ai	Aj Aj Aj Exp:Ai ZAj Exp Sexp Aj&Ak #Ak&Aj Aj&Ak AjAk AjAk AjAk AjAk AjAk AjA	Instructions that require 64-bit A reg- isters.
10 <i>hi</i> 40pnm 10 <i>hi</i> 60pnm 11 <i>hi</i> 40pnm 12 <i>hi</i> 40pnm 12 <i>hi</i> 60pnm 13 <i>hi</i> 40pnm	Ai Ai exp,Ah Si Si exp,Ah	exp,Ah exp,Ah,BC Ai exp,Ah exp,Ah,BC Si exp	A- and S-register memory reference instructions that use extended ad- dressing.
007100 <i>nm</i>	IR	exp	instructions.
005400 153 <i>ij</i> 0 005400 153 <i>ij</i> 1 005400 176 <i>ijk</i>	Vi Vi,[VM] Vi:Vj	V <i>j</i> ,[VM] V <i>j</i> ,A0:A <i>k</i> ,V <i>k</i>	Vector compress, expand, and double gather instructions.
001501			Clear performance monitor pointer.

#### Table 2. Triton-mode Instructions

## **Monitor-mode Instructions**

Monitor mode is active when the monitor mode (MM) bit in the exchange package modes field is set.

Monitor-mode instructions perform specialized functions that are useful to the operating system. These instructions execute normally only if the CPU is in monitor-mode. If a monitor-mode instruction issues while the CPU is in user mode, the instruction is treated as a no operation (no-op) instruction. However, all hold-issue conditions still apply.

In normal user mode, most monitor-mode instructions act as simple no-ops; program execution continues with the next sequential instruction. Instruction 073ij1 (j = 2 through 7) is the only exception. If this instruction is executed in normal user mode, it returns a value of 0 to register S*i*.

In interrupt-on-monitor-instruction (IMI) mode, most monitor-mode instructions execute as no-ops, but a monitor instruction interrupt (MII) occurs before the next instruction issues. Instruction 073ij1 (j = 2 through 7) is the only monitor-mode instruction that executes normally when the IMI mode bit is set. Table 3 lists the instructions that are privileged to monitor mode.

Machine Instruction	CALS	Syntax	Machine Instruction	CAL S	yntax
0010 <i>jk (jk</i> ≠ 0)	CA,Aj	Ak	001406	ECI	
0011 <i>jk</i>	CL,Aj	Ak	001407	DCI	
0012 <i>j</i> 0	CI,Aj		001500		
0012 <i>j</i> 1	MC,Aj		001501	—	
0012 <i>j</i> 2	DI,Aj		001600	ESI	
0012 <i>j</i> 3	El,Aj		001640	BCD	
0013/0	XA	Aj	0017 <i>jk</i>	BP <i>k</i>	Aj
0013 <i>j</i> 1	Aj	XA	023ij6	Ai	EA,j
001302	EMI		023ij7	Ai	EA,Aj
001303	DMI		027 <i>ij</i> 2	EAj	Ai
0014 <i>j</i> 0	RT	Sj	027 <i>ij</i> 3	EA,Aj	Ai
0014 <i>j</i> 1	SIPI	Aj	033,00	Ai	CI
001402	CIPI		033 <i>ij</i> 0 ( <i>j</i> ≠ 0)	Ai	CA,Aj
0014/3	CLN	Aj	033 <i>ij</i> 1 ( <i>j</i> ≠ 0)	Ai	CE,Aj
0014 <i>j</i> 4	PCI	Sj	073 <i>ij</i> 1 ( <i>j</i> = 2-7)	Si	SRj
001405	CCI		073/05	SR0	Si

#### Table 3. Monitor-mode Instructions

10

#### **IMI-mode Instructions**

IMI mode is active when the monitor mode (MM) bit in the exchange package modes field is clear and the IMI bit in the exchange package interrupt modes field is set.

IMI mode is a special operating mode designed to facilitate testing of an operating system in a nondedicated CPU. The operating system under test is run under the control of a supervisory program running in monitor mode. The test operating system runs in IMI mode.

The test operating system can run most instructions at full speed. However, monitor-mode instructions and instructions that affect the system environment or the environment of the test operating system are trapped. (Most trapped instructions execute as no-ops, but some execute normally.) After execution of a trapped instruction, an MII occurs. The supervisory program can then simulate the operation of the trapped instruction.

For proper operation, the cluster number (CLN) must be set to 0 when operating in IMI mode. Table 4 lists all instructions that are trapped in IMI mode.

Machine Instruction	CAL	. Syntax	Operation When IMI Mode Active
$\begin{array}{l} 0010 jk (jk \neq 0) \\ 0011 jk \\ 0012 j0 \\ 0012 j1 \\ 0012 j2 \\ 0012 j3 \\ 0012 p2 \\ 0012 p3 \end{array}$	CA,Aj CL,Aj CI,Aj MC,Aj DI,Aj EI,Aj	Ak Ak	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
0013/0 0013/1 001302 001303	XA Aj EMI DMI	Aj XA	
0014 <i>j</i> 0 0014 <i>j</i> 1	rt Sipi	Sj Aj	
001402 0014 <i>j</i> 3 0014 <i>j</i> 4 001405 001406 001407 001500	CIPI CLN PCI CCI ECI DCI	Aj Sj	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.

Table 4	L 1	(MI-mode	In	structions
I auto n	г. л	man-mouc	, 111	suucuons

,

Machine Instruction	CAL	Syntax	Operation When IMI Mode Active
001501 001600 001640 0017 <i>jk</i> 023 <i>ij</i> 6 023 <i>ij</i> 7 027 <i>ij</i> 2 027 <i>ij</i> 3 073 <i>i</i> 05	— ESI BCD BPk Ai Ai EAj EA,Aj SR0	Aj EA,j EA,Aj Ai Ai Si	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
00200 <i>k</i> 072 <i>i</i> 00 073 <i>i</i> 01 073 <i>i</i> 25 (no-op when in maintenance mode)	VL Si Si SR2	Ak RT SR0 Si	These instructions execute normally in IMI mode. An MII interrupt occurs after the instruction executes.
002100 002200 002210 002300 002301 002400 002401 002500 002501 002501 002600 002601	EFI DFI CBL ERI EBP DRI DBP DBM ESC EBM DSC		These instructions execute normally in normal user mode, but execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
$\begin{array}{l} 0034jk (j2 = 0) \\ 0034jk (j2 = 1) \\ 0036jk (j2 = 0) \\ 0036jk (j2 = 1) \\ 0037jk (j2 = 0) \\ 0037jk (j2 = 0) \\ 0037jk (j2 = 1) \\ 027ij6 \\ 027ij7 \\ 073i02 \\ 073ij3 \\ 073ij6 \end{array}$	SM <i>jk</i> SM,A <i>k</i> SM <i>jk</i> SM,A <i>k</i> SM,A <i>k</i> SB,A <i>j</i> SB <i>j</i> SM ST <i>j</i> ST,A <i>j</i>	1,TS 1,TS 0 0 1 1 A <i>i</i> S <i>i</i> S <i>i</i> S <i>i</i>	Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes.
0064 <i>jknm (j</i> 2 = 0) 0064 <i>jknm (j</i> 2 = 1)	JTS <i>jk</i> JTS,A <i>k</i>	ехр ехр	Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes. Following the interrupt, the P register points to the second parcel ( $m$ field) of the instruction.

Table 4. IMI-mode Instructions (continue
--

Machine Instruction	CAL	Syntax	Operation When IMI Mode Active
026 <i>ij</i> 4 026 <i>ij</i> 5 026 <i>ij</i> 6 026 <i>ij</i> 7 072 <i>i</i> 02 072 <i>i</i> j3 072 <i>i</i> j6	Ai Ai Ai Si Si Si	SB,A <i>j</i> ,+1 SB <i>j</i> ,+1 SB,A <i>j</i> SB <i>j</i> SM ST <i>j</i> ST,Aj	These instructions execute normally when IMI mode is active, but the data is blocked from entering register A <i>i</i> /S <i>i</i> . In addition, because the cluster number must be set to 0 when IMI mode is active, instructions 026 <i>i</i> /4 and 026 <i>i</i> /5 do not increment an SB register. An MII interrupt occurs after the instruction executes.
033 <i>i</i> 00 033 <i>ij</i> 0 ( <i>j</i> ≠ 0) 033 <i>ij</i> 1 ( <i>j</i> ≠ 0)	Ai Ai Ai	CI CA,A <i>j</i> CE,A <i>j</i>	These instructions execute normally when IMI mode is active, but the data is blocked from entering register A <i>i</i> . This effectively makes them no-ops. An MII interrupt occurs after the instruction executes.
073 <i>ij</i> 1 ( <i>j</i> = 2,3)	Si	SRj	This instruction is privileged to monitor mode. It executes normally in IMI mode except that the perfor- mance monitor pointer is prevented from advancing. An MII interrupt occurs after the instruction executes.
073 <i>ij</i> 1 ( <i>j</i> = 4-7)	Si	SRj	This instruction is privileged to monitor mode. It clears register $Si$ to 0 in IMI mode. An MII interrupt occurs after the instruction executes.
073 <i>i</i> 75	SR7	Si	This instruction operates as a no-op unless maintenance mode is active. With maintenance mode active, this instruction operates normally. An MII interrupt occurs after the instruction executes. <b>NOTE:</b> Normal use of this instruction requires checking of register SR0 bit 0 before executing the instruction. Because the instruction that does the checking (073 <i>i</i> 01) is trapped in IMI mode, it is recommended that instruction 073 <i>i</i> 75 not be used in IMI mode.

#### Table 4. IMI-mode Instructions (continued)

# Instruction and Branch Timing

The instruction buffer attempts to keep ahead of instruction issue; this reduces instruction waiting times. Because the instruction set is complex and is executing in a complex environment, issue timing might not seem deterministic (due to things such as variable wait times for memory conflicts). However, some general rules can be stated for events that occur within a CPU.

#### **Issue Timing**

Although the instruction word that is the destination of a branch request is the first word requested from memory (followed by the remainder of the instruction block in circular order) instruction words can enter the stack in any order. (Eight words at a time are requested so that the 32-word block is requested over 4 clock periods.) Priority conflicts, however, can lengthen the request time.

The issue logic has five valid flags. The first flag corresponds to the branch address word. The next three flags correspond to the following 3 words (unless the branch address is 3 words or less from the end of a 32-word address block). The last flag indicates the validity of the remainder of the address block.

When the first valid flag sets, the issue unit retrieves the corresponding word from the buffer and starts issuing instructions. At the time the first parcel is issued, a request for the next word is made. The issue unit can request a new instruction word every 4 clock periods (CPs), corresponding to the maximum issue rate. The maximum issue rate is four 1-parcel instructions with no dependencies issued in 4 clock periods.

Issue continues until the next instruction word is required. If the next instruction word is available, issue continues; if the next word is not available, issue halts after the last complete instruction. (Instructions split across word boundaries are never issued until all parcels are available to the issue unit.) This sequence continues for the first four instruction words/valid flags.

Because the fifth valid flag indicates the validity of the remaining 28 words of the instruction block, issue halts after 4 instruction words unless the entire instruction block is available. This is true even if the first instruction issued is in the middle of the instruction block, with one exception. If the next sequential instruction word of the block enters the buffer in the same clock period that issue would halt, that word is sent to the issue unit without waiting.

In order to reduce delays caused by memory access times, a prefetch of the next sequential 32-word instruction block is requested when the 25th word (8th word from the end) of the current instruction block is entered or when a branch is done into the last 8 words of the current block. If the next instruction block is already in the buffer, it does not have to be fetched from memory. If the current block is still being fetched when the request for the next block occurs, the next block is not fetched until the current fetch is completed; the hardware can perform only one instruction fetch at a time.

> HTM-xxx-0 September 23, 1994

14

A delay occurs if the first word of the next sequential instruction block is needed while the current block is still being fetched. In this case, issue halts after the last word of the first block until the first word of the next block is fetched.

If an out-of-stack branch occurs while the next sequential block is waiting to be prefetched, the prefetch is aborted and the block containing the branch address is fetched instead. Issue of instructions at the branch address will be delayed until the fetch of the current block is completed, a fetch of the block containing the branch address can begin, and the requested instruction word is available from the instruction buffer.

It an instack branch occurs (either to the current block or to another block in the buffer) while the next sequential block is waiting to be prefetched, the prefetchin aportel. Because the word at the branch address is already in the buffer, no fetch is needed and issue continues without delay.

Branch Timing

In issuing, just like other instructions, a branchinstruction is affected by instruction buffer timing and issue interfacts. In addition during is affected by branch success and by the destination address of the branch. Even if the destination address is currently in meinstruction stack timing is further affected by, for example, the destination particulations and by the size (number of parcels) of the destination instruction.

Two timing numbers are given for branches: issue time and branch time. The issue time corresponds to the number of parcels in the instruction; most branch instructions are 3 parcels long and therefore take 3 clock periods to issue. The branch time listed is the minimum additional time required to complete an in-stack branch.

Branch fall-through, for conditional branches, requires no additional time. If a branch that is taken completes in 10 clock periods (3 CPs to issue and 7 CPs branch time) the fall-through time for that instruction is 3 CPs. To the times listed, add additional time according to the rules in the following list. This time is in addition to the time required for out-of-stack instruction issues discussed previously and applies only to branches that are taken.

- If the destination parcel is parcel 0, no additional time is added.
- If the destination parcel is parcel 1 and the destination instruction is a 4-parcel instruction, add 1 CP to the branch time. (If it is not a 4-parcel instruction, do not add any time.)
- If the destination is parcel 2 and that instruction is a single parcel, add 1 CP. If it is a multiparcel instruction, add 2 CPs.
- If the destination parcel is parcel 3, add 2 CPs.

This timing can create a special case. If a branch to a multiparcel instruction in parcel 2 can be converted from a branch to a single parcel instruction in parcel 1 (even an inserted no-op before the multiparcel instruction), a CP can be saved even if the multiparcel instruction is not moved. (What would have been a 2-CP wait is converted to 1 CP to issue the single-parcel instruction.) If a 3-parcel instruction can be moved from parcel 2 to parcel 1, two CPs are saved.

# Special CAL Syntax Forms

Certain machine instructions can be generated from two or more different CAL instructions. Any of the operations performed by special instructions can be performed by instructions in the basic CAL instruction set. For example, the following CAL instructions generate instruction 002000, which transmits a 1 to the vector length (VL) register:

- VL A0 (normal CAL syntax)
- VL 1 (special CAL syntax)

The first instruction is the basic form of the instruction, which takes advantage of the special case in which (Ak) = 1 if k = 0. The second instruction is a special syntax form that provides the programmer with a more convenient notation for the special case.

In several cases, a single CAL syntax can generate several different machine instructions. These cases provide for transmitting the value of an expression to an A register or S register, or for shifting A register or S register contents. For example, the CAL instruction Ai exp generates instruction 020, 021, or 022, depending on the value of exp. The assembler uses exp to determine which instruction to generate.

## **Instruction Summary**

Table 5 lists the special indicators that apply to many of the instructions. When one or more of these indicators applies to a specific instruction, the indicator is shown as a superscript letter following the machine instruction.

Table 6 lists, in numerical order, all instructions in the CRAY T90 series instruction set. Included for each instruction is the machine instruction, the CAL syntax, and a brief description.

Superscript	Description
N	New instruction (not available on CRAY C90 system)
V	New version of CRAY C90 instruction
Т	Triton mode only
D	Difference in operation between Triton mode and C90 mode
M	Monitor mode only
0	Maintenance mode only

#### Table 5. Special Indicators

#### Table 6. Instruction Special Indicators

Machine Instruction	CAL Syntax	Description	
000000	ERR	Error exit.	
001000	PASS	Pass (no operation).	
0010 <i>jk</i> ( <i>jk</i> ≠0) <sup>M</sup>	CA,Aj Ak	Set channel (A) CA register (Ak) and activate channel.	
0011 <i>jk</i> M	CL,Aj Ak	Set channel (A) CL register (Ak).	
0012 <i>j</i> 0M	CI,Aj	Clear interrupt flag and error flag for channel (A). Clear Device Master Clear (output channels only). Enable channel interrupt.	
0012 <i>j</i> 1M	MC,Aj	Clear interrupt flag and error flags for channel (Aj). Set Device Master Clear (output channels only). Clear Ready Held (input channels only). Enable channel interrupt.	
0012 <i>j</i> 2 <sup>M</sup>	DI,Aj	Disable channel Aj interrupt.	
0012 <i>j</i> 3 <sup>M</sup>	EI,Aj	Enable channel Aj interrupt.	
0013 <i>j</i> 0 <sup>M</sup>	XA Aj	Transmit (A) to exchange address.	
0013 <i>j</i> 1 <sup>NM</sup>	Aj XA	Transmit exchange address to Aj.	

Machine Instruction	CAL Syntax	Description	
001302 <sup>M</sup>	EMI	Enable monitor interrupt mode (set EIM to 1).	
001303 <sup>M</sup>	DMI	Disable monitor interrupt mode (clear EIM to 0).	
0014 <i>j</i> 0 <sup>M</sup>	RT Sj	Transmit (S)) to real-time clock.	
0014 <i>j</i> 1 <sup>M</sup>	SIPI Aj	Send inter-CPU interrupt to CPU (Aj).	
001402 <sup>M</sup>	CIPI	Clear inter-CPU interrupt.	
001 <i>4j</i> 3 <sup>M</sup>	CLN Aj	Transmit (A) to cluster number register.	
0014 <i>j</i> 4 <sup>M</sup>	PCI Sj	Transmit (S) to programmable clock.	
001405 <sup>M</sup>	CCI	Clear programmable clock interrupt (clear PCI to 0).	
001406 <sup>M</sup>	ECI	Enable programmable clock interrupt (set IPC to 1).	
001407 <sup>M</sup>	DCI	Disable programmable clock interrupt (clear IPC to 0).	
001500 <sup>M</sup>	—	Clear all performance monitor counters.	
001501 <sup>NTM</sup>	_	Clear performance monitor pointer.	
001600 <sup>M</sup>	ESI	Enable system I/O interrupts (set SEI to 1).	
001640 <sup>NM</sup>	BCD	Broadcast cluster detach.	
0017 <i>jk</i> <sup>M</sup>	BP,k Aj	Transmit (A) to breakpoint address $k (k = 0 \text{ or } 1)$ .	
00200 <i>k</i>	VL Ak	Transmit (Ak) to vector length register.	
002100	EFI	Enable interrupt on floating-point error (set IFP to 1).	
002200	DFI	Disable interrupt on floating-point error (clear IFP to 0).	
002210	CBL	Clear bit matrix loaded bit (clear BML to 0).	
002300	ERI	Enable interrupt on operand range error (set IOR to 1).	
002301	EBP	Enable interrupt on breakpoint (set IBP to 1).	
002400	DRI	Disable interrupt on operand range error (clear IOR to 0).	
002401	DBP	Disable interrupt on breakpoint (clear IBP to 0).	
002500	DBM	Disable bidirectional memory transfers (clear BDM to 0).	
002501 <sup>N</sup>	ESC	Enable scalar cache (set SCE to 1).	
002600	EBM	Enable bidirectional memory transfers (set BDM to 1).	
002601N	DSC	Disable and invalidate scalar cache (clear SCE to 0).	
002700	CMR	Complete memory references.	

18

Machine Instruction	CA	L Syntax	Description	
002704	СРА		Complete port reads and writes (ports A, B, and C).	
002705	CPR		Complete port reads (ports A and B).	
002706	CPW		Complete port writes (port C).	
0030/0	VM0	Sj	Transmit (Sj) to VM0.	
0030 <i>j</i> 1	VM1	Sj	Transmit (Sj) to VM1.	
0030 <i>j</i> 2 <sup>NT</sup>	VM0	Aj	Transmit (A) to VM0.	
0030 <i>j</i> 3 <sup>NT</sup>	VM1	Aj	Transmit (Aj) to VM1.	
0034 <i>jk</i> ( <i>j</i> 2 = 0)	SM <i>jk</i>	1,TS	Test and set semaphore $jk$ ( $jk = 0 - 37_8$ ).	
0034 <i>jk</i> ( <i>j</i> 2 = 1)	SM,A <i>k</i>	1,TS	Test and set semaphore (Ak).	
0036jk(j2 = 0)	SM <i>jk</i>	0	Clear semaphore $jk$ ( $jk = 0 - 37_8$ ).	
0036 <i>jk</i> ( <i>j</i> 2 = 1)	SM,Ak	0	Clear semaphore (Ak).	
0037 <i>jk</i> ( <i>j</i> 2 = 0)	SM <i>jk</i>	1	Set semaphore <i>jk</i> ( <i>jk</i> = $0 - 37_8$ ).	
0037 <i>jk</i> ( <i>j</i> 2 = 1)	SM,Ak	1	Set semaphore (Ak).	
00400 <i>k</i> V	EX <i>k</i>		Exit <i>k</i> .	
0050 <i>jk</i>	J	B <i>jk</i>	Jump to B <i>jk</i> .	
0051 <i>jk</i> <sup>0</sup>	JINV	B <i>jk</i>	Jump to Bjk (invalidate instruction buffers).	
006000 <i>nm</i>	J	exp	Jump to <i>exp</i> .	
006100 <i>nm</i> <sup>NT</sup>	IJ	exp	Jump to address in <i>exp</i> .	
0064 <i>jknm (j</i> 2 = 0)	JTS <i>jk</i>	exp	Jump to $exp$ if SMjk = 1; else set SMjk.	
0064 <i>jknm (j</i> 2 = 1)	JTS,Ak	exp	Jump to $exp$ if SM(Ak) = 1; else set SM(Ak).	
007000 <i>nm</i>	R	exp	Return jump to <i>exp</i> ; set B00 to (P)+3.	
007100 <i>nm</i> NT	IR	exp	Return jump to address in <i>exp</i> ; set B00 to (P)+3.	
010000 <i>nm</i> D	JAZ	exp	Jump to $exp$ if (A0) = 0.	
011000 <i>nm</i> <sup>D</sup>	JAN	exp	Jump to $exp$ if (A0) $\neq 0$ .	
012000 <i>nm</i> D	JAP	exp	Jump to $exp$ if (A0) $\geq$ 0.	
013000 <i>nm</i> <sup>D</sup>	JAM	exp	Jump to <i>exp</i> if (A0) < 0.	
014000 <i>nm</i>	JSZ	exp	Jump  to  exp  if  (S0) = 0.	
015000 <i>nm</i>	JSN	ехр	Jump to $exp$ if (S0) $\neq$ 0.	
016000 <i>nm</i>	JSP	exp	Jump to $exp$ if (S0) $\geq$ 0.	
017000 <i>nm</i>	JSM	exp	Jump to <i>exp</i> if (S0) < 0.	
020 <i>i</i> 00 <i>nm</i> <sup>D</sup>	Ai	exp	Transmit <i>nm</i> to A <i>i</i> bits $0 - 31$ ; A <i>i</i> bits $32 - 63 = 0$ .	
020/20 <i>nm</i> <sup>NT</sup>	Ai	Ai.exp	Transmit <i>nm</i> to A <i>i</i> bits 0 – 31; A <i>i</i> bits 32 – 63 unchanged.	
020 <i>i</i> 40 <i>nm</i> <sup>NT</sup>	Ai	exp:Ai	Transmit $nm$ to Ai bits 32 – 63; Ai bits 0 – 31 unchanged.	

Machine Instruction	CAL Syntax		Description	
021 <i>i</i> 00 <i>nm</i> <sup>D</sup>	Ai	exp	Transmit not( <i>nm</i> ) to A <i>i</i> bits $0 - 31$ ; A <i>i</i> bits $32 - 63 = 1$ .	
022 <i>ijk</i>	Ai	exp	Transmit <i>jk</i> to A <i>i</i> bits $0 - 5$ ; A <i>i</i> bits $6 - 63 = 0$ .	
023 <i>ij</i> 0 <sup>D</sup>	Ai	Sj	Transmit (Sj) to Ai.	
023/01	Ai	VL	Transmit (VL) to A <i>i</i> .	
023 <i>ij</i> 6 <sup>NM</sup>	Ai	EA, <i>j</i>	Transmit exit address <i>j</i> to A <i>i</i> .	
023 <i>ij</i> 7 <sup>NM</sup>	Ai	EA,Aj	Transmit exit address (Aj) to Ai.	
024 <i>ijk</i> <sup>D</sup>	Ai	Bjk	Transmit (Bjk) to Ai.	
025 <i>ijk</i> <sup>D</sup>	Bj	Ai	Transmit (Ai) to Bjk.	
026 <i>ij</i> 0	Ai	PSj	Transmit population count of (Sj) to Ai.	
026 <i>ij</i> 1	Ai	QSj	Transmit population count parity of (S) to Ai.	
026 <i>ij</i> 2 <sup>ND</sup>	Ai	PAj	Transmit population count of (Aj) to Ai.	
026 <i>ij</i> 3 <sup>ND</sup>	Ai	QAj	Transmit population count parity of (A) to Ai.	
026 <i>ij</i> 4 <sup>D</sup>	Ai	SB,A <i>j</i> ,+1	Transmit (SB(Aj)) to Ai; increment SB(Aj) by 1.	
026 <i>ij</i> 5 <sup>D</sup>	Ai	SB <i>j</i> ,+1	Transmit (SBj) to Ai; increment (SBj) by 1.	
026 <i>ij</i> 6 <sup>D</sup>	Ai	SB,Aj	Transmit (SB(Aj)) to Ai.	
026 <i>ij</i> 7 <sup>D</sup>	Ai	SBj	Transmit (SB)) to Ai.	
027 <i>ij</i> 0	Ai	ZSj	Transmit leading zero count of (Sj) to Ai.	
027 <i>ij</i> 1 <sup>NT</sup>	Ai	ZAj	Transmit leading zero count of (Aj) to Ai.	
027 <i>ij</i> 2 <sup>NM</sup>	EAj	Ai	Transmit (Ai) to exit address j.	
027 <i>ij</i> 3 <sup>NM</sup>	EA,Aj	Ai	Transmit (Ai) to exit address (Aj).	
027 <i>ij</i> 6 <sup>D</sup>	SB,Aj	Ai	Transmit (A) to SB(A).	
027 <i>ij</i> 7 <sup>D</sup>	SBj	Ai	Transmit (Ai) to SBj.	
030 <i>ijk</i> <sup>D</sup>	Ai	Aj+Ak	Transmit integer sum of (A) and (Ak) to Ai.	
031 <i>ijk</i> <sup>D</sup>	Ai	Aj-Ak	Transmit integer difference (Aj) and (Ak) to Ai.	
032 <i>ijk</i> <sup>D</sup>	Ai	Aj*Ak	Address multiply.	
033 <i>1</i> 00 <sup>DM</sup>	Ai	CI	Transmit channel number of highest-priority interrupt request to A <i>i</i> .	
033 <i>ij</i> 0 ( <i>j</i> ≠ 0) <sup>DM</sup>	Ai	CA,Aj	Transmit current address of channel (Aj) to register Ai.	
033 <i>ij</i> 1 (j≠0) <sup>DM</sup>	Ai	CE,Aj	Transmit status/error word of channel (Aj) to register Ai.	
034 <i>ijk</i> <sup>D</sup>	Bjk,Ai	,A0	Transmit (A <i>i</i> ) words from common memory start- ing at address (A0) to B registers starting at register <i>jk</i> .	
035 <i>ijk</i> <sup>D</sup>	,A0	Bjk,Ai	Transmit (A <i>i</i> ) words from B registers starting at register <i>jk</i> to memory starting at address (A0).	

Machine Instruction	C	AL Syntax	Description	
036 <i>ijk</i> D	T <i>jk</i> ,A <i>i</i>	,A0	Transmit (A <i>i</i> ) words from memory starting at ad- dress (A0) to T registers starting at register <i>jk</i> .	
037 ijk <sup>D</sup>	,A0	T <i>jk</i> ,A <i>i</i>	Transmit (Ai) words from T registers starting at register <i>jk</i> to memory starting at address (A0).	
040 <i>i</i> 00 <i>nm</i>	Si	exp	Transmit <i>nm</i> to S <i>i</i> bits $-31$ ; S <i>i</i> bits $32 - 63 = 0$ .	
040/20 <i>nm</i>	Si	Si.exp	Transmit <i>nm</i> to S <i>i</i> bits 0 – 31; S <i>i</i> bits 32 – 63 unchanged.	
040 <i>i</i> 40 <i>nm</i>	Si	exp:Si	Transmit <i>nm</i> to S <i>i</i> bits $32 - 63$ ; S <i>i</i> bits $0 - 31$ unchanged.	
041 <i>i</i> 00 <i>nm</i>	Si	exp	Transmit not( <i>nm</i> ) to S <i>i</i> bits $0 - 31$ ; S <i>i</i> bits $32 - 63 = 1$ .	
042 <i>ijk</i>	Si 👘	<exp< td=""><td>Form ones mask in S<i>i</i> exp bits from right; <i>jk</i> field gets <math>100_8 - exp</math>.</td></exp<>	Form ones mask in S <i>i</i> exp bits from right; <i>jk</i> field gets $100_8 - exp$ .	
005400 042 <i>ijk</i> <sup>NT</sup>	Ai	<exp< td=""><td>Form ones mask in A<i>i</i> exp bits from right; <i>jk</i> field gets <math>100_8 - exp</math>.</td></exp<>	Form ones mask in A <i>i</i> exp bits from right; <i>jk</i> field gets $100_8 - exp$ .	
043 <i>ijk</i>	Si	>exp	Form ones mask in S <i>i exp</i> bits from left; <i>jk</i> field gets <i>exp</i> .	
005400 043 <i>ijk</i> <sup>NT</sup>	Ai	>exp	Form ones mask in A <i>i exp</i> bits from left; <i>jk</i> field gets <i>exp</i> .	
044 <i>ijk</i>	Si	Sj&Sk	Transmit logical product of (Sj) and (Sk) to Si.	
005400 044 <i>ijk</i> <sup>NT</sup>	Ai	Aj&Ak	Transmit logical product of (A) and (Ak) to Ai.	
045 <i>ijk</i>	Si	#Sk&Sj	Transmit logical product of (Sj) and one's complement of (Sk) to Si.	
005400 045 <i>ijk</i> <sup>NT</sup>	Ai	#Ak&Aj	Transmit logical product of (A) and one's complement of (Ak) to Ai.	
046 <i>ijk</i>	Si	Sj\Sk	Transmit logical difference of (S) and (Sk) to Si.	
005400 046 <i>ijk</i> <sup>NT</sup>	Ai	Aj\Ak	Transmit logical difference of (Aj) and (Ak) to Ai.	
047 <i>ijk</i>	Si	#SjlSk	Transmit logical equivalence of (S) and (Sk) to Si.	
005400 047 <i>ijk</i> <sup>NT</sup>	Ai	#Aj\Ak	Transmit logical equivalence of (A) and (Ak) to Ai.	
050 <i>ijk</i>	Si	Sj!Si&Sk	Merge (Si) and (Sj) to Si using (Sk) as mask.	
005400 050 <i>ijk</i> NT	Ai	Aj!Ai&Ak	Merge Ai and Aj to Ai using (Ak) as mask.	
051 <i>ijk</i>	Si	SjiSk	Transmit logical sum of (S) and (Sk) to Si.	
005400 051 <i>ijk</i> NT	Ai	Aj!Ak	Transmit logical sum of (A) and (Ak) to Ai.	
052 <i>ijk</i>	S0	Si <exp< td=""><td>Shift (Si) left <math>exp = jk</math> places to S0.</td></exp<>	Shift (Si) left $exp = jk$ places to S0.	
005400 052 <i>ijk</i> NT	A0	Ai≺exp	Shift (A) left $exp = jk$ places to A0.	
053 <i>ijk</i>	S0	S⊳exp	Shift (Si) right $exp = 100_8 - jk$ places to S0.	
005400 053 <i>ijk</i> NT	A0	A⊳exp	Shift (Ai) right $exp = 100_8 - jk$ places to A0.	
054 <i>ijk</i>	Si	Si <exp< td=""><td>Shift (Si) left <math>exp = jk</math> places to Si.</td></exp<>	Shift (Si) left $exp = jk$ places to Si.	
005400 054 <i>ijk</i> NT	Ai	Ai≺exp	Shift (Ai) left $exp = jk$ places to Ai.	

Machine Instruction	CAL Syntax		Description	
055 <i>ijk</i>	Si	Si⊳exp	Shift (S <i>i</i> ) right $exp = 100_8 - jk$ places to S <i>i</i> .	
005400 055 <i>ijk</i> <sup>NT</sup>	Ai	Ai⊳exp	Shift (A <i>i</i> ) right $exp = 100_8 - jk$ places to A <i>i</i> .	
056 <i>ijk</i> <sup>D</sup>	Si	Si,Sj <ak< td=""><td>Shift (Si) and (Sj) left (Ak) places to Si.</td></ak<>	Shift (Si) and (Sj) left (Ak) places to Si.	
005400 056 <i>ijk</i> <sup>NT</sup>	Ai	Ai,Aj <ak< td=""><td>Shift (Ai) and (Aj) left (Ak) places to Ai.</td></ak<>	Shift (Ai) and (Aj) left (Ak) places to Ai.	
057 <i>ijk</i> <sup>D</sup>	Si	Sj,Si⊳Ak	Shift (S)) and (S)) right (Ak) places to Si.	
005400 057 <i>ijk</i> <sup>NT</sup>	Ai	Aj,Ai>Ak	Shift (A) and (A) right (Ak) places to Ai.	
060 <i>ijk</i>	Si	Sj+Sk	Transmit integer sum of (S)) and (Sk) to Si.	
061 <i>ijk</i>	Si	Sj-Sk	Transmit integer difference of (Sj) and (Sk) to Si.	
062 <i>ijk</i>	Si	Sj+FSk	Transmit floating-point sum of (S) and (Sk) to Si.	
063 <i>ijk</i>	Si	Sj-FSk	Transmit floating-point difference of (Sj) and (Sk) to Si.	
064 <i>ijk</i>	Si	S/*FSk	Transmit floating-point product of (S) and (Sk) to Si.	
065 <i>ijk</i>	Si	S <i>j</i> *HSk	Transmit half-precision rounded floating-point product of (S) and (Sk) to Si.	
066 <i>ijk</i>	Si	S <i>j</i> *RSk	Transmit rounded floating-point product of (Sj) and (Sk) to Si.	
067 <i>ijk</i>	Si	S <i>j</i> *lSk	Transmit $2 - (S_i) * (S_k)$ to $S_i$ (reciprocal iteration).	
070 <i>ij</i> 0	Si	/HSj	Transmit floating-point reciprocal approximation of (S) to Si.	
070 <i>ij</i> 1N	Vi	CI,S <i>j</i> &VM	Transmit compressed index of (Sj) controlled by (VM) to Vi.	
070 <i>ij</i> 6 <sup>N</sup>	Si	S <i>j</i> *BT	Transmit bit-matrix product of (S) and $(B^{T})$ to Si.	
071 <i>i</i> 0k <sup>D</sup>	Si	Ak	Transmit (Ak) with no sign extension to Si.	
071 <i>i</i> 1 <i>k</i> D	Si	+Ak	Transmit (Ak) with sign extension to Si.	
071 <i>/2k<sup>0</sup></i>	Si	+FAk	Transmit (Ak) as unnormalized floating-point num- ber to Si.	
071 <i>1</i> 30	Si	0.6	Transmit 0.75 x 2 <sup>48</sup> as normalized floating-point constant to S <i>i</i> .	
071/40	Si	0.4	Transmit 0.4 <sub>8</sub> as normalized floating-point constant to S <i>i</i> .	
071 <i>1</i> 50	Si	1.0	Transmit 1.0 as normalized floating-point constant to S <i>i</i> .	
071 <i>1</i> 60	Si	2.0	Transmit 2.0 as normalized floating-point constant to Si.	
07170	Si	4.0	Transmit 4.0 as normalized floating-point constant to Si.	
072 <i>i</i> 00	Si	RT	Transmit real-time clock to Si.	
072 <i>i</i> 02 <sup>∨</sup>	Si	SM	Transmit semaphores to Si.	
072 <i>ij</i> 3	Si	STj	Transmit (ST) register to Si.	

Machine Instruction	CA	L Syntax	Description	
072 <i>ij</i> 6 <sup>v</sup>	Si	ST,Aj	Transmit ST(A)) to Si.	
073 <i>i</i> 00	Si	VM0	Transmit (VM0) to Si.	
073 <i>i</i> 10	Si	VM1	Transmit (VM1) to Si.	
073/20 <sup>NT</sup>	Ai	VM0	Transmit (VM0) to Ai.	
073 <i>/</i> 30 <sup>NT</sup>	Ai	VM1	Transmit (VM1) to Ai.	
073 <i>ij</i> 1™	Si	SRj	Transmit (SR) to Si (monitor mode only for $j = 2 - 7$ ).	
073 <i>i</i> 02 <sup>V</sup>	SM	Si	Transmit (Si) to semaphores.	
073 <i>ij</i> 3	ST <i>j</i>	Si	Transmit (Si) to STj.	
073/05	SR0	Si	Transmit (Si) bits 48 - 52 to SR0.	
073 <i>1</i> 25 <sup>0</sup>	SR2	Si	Advance performance monitor pointer.	
073 <i>i</i> 75 <sup>vo</sup>	SR7	Si	Transmit (Si) to maintenance channel.	
073 <i>ij</i> 6 <sup>v</sup>	ST,Aj	Si	Transmit (Si) to ST (Aj).	
074 <i>ijk</i>	Si	T <i>jk</i>	Transmit (T <i>jk</i> ) to S <i>i</i> .	
075 <i>ijk</i>	T <i>jk</i>	Si	Transmit (Si) to Tjk.	
076 <i>ijk</i>	Si	Vj,Ak	Transmit (Vj element (Ak)) to Si.	
077 <i>ijk</i>	Vi,Ak	Sj	Transmit (Sj) to Vi element (Ak).	
10 <i>hi</i> 00 <i>nm</i> <sup>D</sup>	Ai	exp,Ah	Load Ai from $((Ah) + exp)$ .	
10 <i>hi</i> 20 <i>nm</i> <sup>ND</sup>	Ai	<i>exp</i> ,A <i>h</i> ,BC	Load A <i>i</i> from $((Ah) + exp)$ bypassing data cache and invalidating cache line.	
.∞ 10 <i>hi</i> 40 <i>pnm</i> <sup>NT</sup>	Ai	exp,Ah	Load A <i>i</i> from $((Ah) + exp)$ .	
10 <i>hi</i> 60 <i>pnm</i> ™	Ai	<i>exp</i> ,A <i>h</i> ,BC	Load A <i>i</i> from $((Ah) + exp)$ by passing data cache and invalidating cache line.	
11 <i>hi</i> 00 <i>nm</i> <sup>D</sup>	exp,Ah	Ai	Store (Ai) to $((Ah) + exp)$ .	
11 <i>hi</i> 40 <i>pnm</i> <sup>NT</sup>	exp,Ah	Ai	Store (Ai) to $((Ah) + exp)$ .	
12 <i>hi</i> 00 <i>nm</i>	Si	exp,Ah	Load Si from $((Ah) + exp)$ .	
12 <i>h1</i> 20 <i>nm</i> N	Si	<i>exp</i> ,A <i>h</i> ,BC	Load Si from $((Ah) + exp)$ by passing data cache and invalidating cache line.	
12 <i>hi</i> 40 <i>pnm</i> <sup>NT</sup>	Si	exp,Ah	Load Si from $((Ah) + exp)$ .	
12 <i>hi</i> 60 <i>pnm</i> <sup>NT</sup>	Si	<i>exp</i> ,A <i>h</i> ,BC	Load Si from $((Ah) + exp)$ by passing data cache and invalidating cache line.	
13 <i>hi</i> 00 <i>nm</i>	exp,Ah	Si	Store (Si) to $((Ah) + exp)$ .	
13 <i>hi</i> 40 <i>pnm</i> <sup>NT</sup>	exp,Ah	Si	Store (Si) to $((Ah) + exp)$ .	
140 <i>ijk</i>	Vi	Sj&Vk	Transmit logical products of (S) and (Vk elements) to Vi elements.	
141 <i>ijk</i>	Vi	Vj&Vk	Transmit logical products of $(V_j \text{ elements})$ and $(V_k \text{ elements})$ to $V_i$ elements.	

Machine Instruction	CA	L Syntax	Description
142 <i>ijk</i>	Vi	Sj!Vk	Transmit logical sums of (Sj) and (Vk elements) to Vi elements.
143 <i>ijk</i>	Vi	Vj!Vk	Transmit logical sums of (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements.
144 <i>ijk</i>	Vi	SjiV <i>k</i>	Transmit logical differences of (Sj) and (Vk elements) to Vi elements.
145 <i>ijk</i>	Vi	VjiVk	Transmit logical differences of (V $j$ elements) and (V $k$ elements) to V $i$ elements.
146 <i>ijk</i>	Vi	Sj!Vk&VM	Merge (Sj) and (Vk elements) to Vi elements using (VM) as mask.
147 <i>ijk</i>	Vi	Vj!Vk&VM	Merge (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements using (VM) as mask.
150 <i>ijk</i> D	Vi	Vj <ak< td=""><td>Shift (Vj elements) left (Ak) places to Vi elements.</td></ak<>	Shift (Vj elements) left (Ak) places to Vi elements.
005400 150 <i>ij</i> 0	Vi	V <i>j</i> <v0< td=""><td>Shift (V<i>j</i> elements) left (V0 elements) places to V<i>i</i> elements.</td></v0<>	Shift (V <i>j</i> elements) left (V0 elements) places to V <i>i</i> elements.
151 <i>ijk</i> D	Vi	Vj>Ak	Shift (V <i>j</i> elements) right (A <i>k</i> ) places to V <i>i</i> elements.
005400 151 <i>ij</i> 0	Vi	V <i>j</i> >V0	Shift (Vj elements) right (V0 elements) places to Vi elements.
152 <i>ijk</i>	Vi	Vj,Vj≪Ak	Double shift (V <i>j</i> elements) left (A <i>k</i> ) places to V <i>i</i> elements.
005400 152 <i>ijk</i>	Vi	Vj,Ak	Transfer (V <i>j</i> elements) starting at element (A <i>k</i> ) to V <i>i</i> elements.
153 <i>ijk</i>	Vi	Vj,Vj⊳Ak	Double shift (V <i>j</i> elements) right (A <i>k</i> ) places to V <i>i</i> elements.
005400 153 <i>ij</i> 0 <sup>NT</sup>	Vi	V <i>j</i> ,[VM]	Compress Vj by (VM) to Vi.
005400 153 <i>ij</i> 1 <sup>NT</sup>	V <i>i</i> ,[VM]	Vj	Expand Vj by (VM) to Vi.
154 <i>ijk</i>	Vi	Sj+Vk	Transmit integer sums of (Sj) and (Vk elements) to Vi elements.
155 <i>ijk</i>	Vi	Vj+Vk	Transmit integer sums of (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements.
156 <i>ijk</i>	Vi	Sj-Vk	Transmit integer differences of (Sj) and (Vk ele- ments) to Vi elements.
157 <i>ijk</i>	Vi	Vj-Vk	Transmit integer differences of (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements.
160 <i>ijk</i>	Vi	Sj*FVk	Transmit floating-point products of $(S_i)$ and $(Vk)$ elements) to Vi elements.
161 <i>ijk</i>	Vi	V <i>j*</i> FV <i>k</i>	Transmit floating-point products of (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements.
162 <i>ijk</i>	Vi	Sj*HVk	Transmit half-precision rounded floating-point products of (Sj) and (Vk elements) to Vi elements.

.

Machine Instruction	C/	AL Syntax	Description	
163 <i>ijk</i>	Vi	Vj*HVk	Transmit half-precision rounded floating-point products of (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements.	
164 <i>ijk</i>	Vi	Sj*RVk	Transmit rounded floating-point products of (Sj) and (Vk elements) to Vi elements.	
165 <i>ijk</i>	Vi	Vj*RVk	Transmit rounded floating-point products of (V $j$ elements) and (V $k$ elements) to V $i$ elements.	
166 <i>ijk</i> D	Vi	Sj*Vk	Transmit integer products of $(S_i)$ and $(V_k)$ elements) to Vi elements.	
167 <i>ijk</i>	Vi	V <i>j</i> *Vk	Transmit 2 – the integer products of (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements (reciprocal iteration).	
170 <i>ijk</i>	Vi	S <i>j</i> +FV <i>k</i>	Transmit floating-point sums of $(S_i)$ and $(V_k)$ elements) to Vi elements.	
171 <i>ijk</i>	Vi	V <i>j</i> +FV <i>k</i>	Transmit floating-point sums of $(V_j \text{ elements})$ and $(V_k \text{ elements})$ to $V_j \text{ elements}$ .	
172 <i>ijk</i>	Vi	Sj-FVk	Transmit floating-point differences of $(S_i)$ and $(V_k elements)$ to $V_i$ elements.	
173 <i>ijk</i>	Vi	V <i>j</i> -FV <i>k</i>	Transmit floating-point differences of (V $j$ elements) and (V $k$ elements) to V $i$ elements.	
174 <i>ij</i> 0	Vi	/HV <i>j</i>	Transmit floating-point reciprocal approximation of (Vj elements) to Vi elements.	
174 <i>ij</i> 1	Vi	PV <i>j</i>	Transmit population count of (V <i>j</i> elements) to V <i>i</i> elements.	
174 <i>ij</i> 2	Vi	QVj	Transmit population count parity of (V <i>j</i> elements) to V <i>i</i> elements.	
174 <i>ij</i> 3	Vi	ZVj	Transmit leading zero count of (Vj elements) to Vi elements.	
1740 <i>j</i> 4	BMM	LV <i>j</i>	Transmit V j elements $0 - 63$ to B matrix.	
1740 <i>j</i> 5 <sup>N</sup>	BMM	UVj	Transmit Vj elements 64 – 127 to B matrix.	
174 <i>ij</i> 6	Vi	V <i>j</i> *BT	Transmit bit-matrix product of (V) and (B <sup>T</sup> ) to Vi.	
1750j0	VM	Vj,Z	Set VM bit if $(V_j \text{ element}) = 0$ .	
1750 <i>j</i> 1	VM	V <i>j</i> ,N	Set VM bit if (V <i>j</i> element) $\neq$ 0.	
1750 <i>j</i> 2	VM	V <i>j</i> ,P	Set VM bit if (Vj element) $\geq 0$ .	
1750 <i>j</i> 3	VM	V <i>j</i> ,M	Set VM bit if (Vj element) $< 0$ .	
175 <i>ij</i> 4	V <i>i</i> ,VM	Vj,Z	Set VM bit if (V <i>j</i> element) = 0 and store compressed indices of V <i>j</i> elements = 0 in V <i>i</i> .	
175 <i>ij</i> 5	V <i>i</i> ,VM	V <i>j</i> ,N	Set VM bit if (V <i>j</i> element) $\neq$ 0 and store compressed indices of V <i>j</i> elements $\neq$ 0 in V <i>i</i> .	
175 <i>ij</i> 6	V <i>i</i> ,VM	V <i>j</i> ,P	Set VM bit if (V <i>j</i> element) $\ge 0$ and store compressed indices of V <i>j</i> elements $\ge 0$ in V <i>i</i> .	

Machine Instruction	Machine Instruction CAL Syntax		Description	
175 <i>ij</i> 7	V <i>i</i> ,VM	Vj,M	Set VM bit if (V <i>j</i> element) < 0 and store compressed indices of V <i>j</i> elements < 0 in V <i>i</i> .	
176 <i>i</i> 0k	Vi	,A0,A <i>k</i>	Load V <i>i</i> from memory starting at address (A0) and incrementing by $(Ak)$ .	
176/1 <i>k</i>	Vi	,A0,V <i>k</i>	Load Vi from memory using addresses (A0) + (Vk).	
005400 176 <i>іјК</i> <sup>NT</sup>	V <i>i</i> :Vj	,A0:A <i>k</i> ,V <i>k</i>	Load V <i>i</i> from memory using addresses $(A0) + (Vk)$ and load V <i>j</i> from memory using addresses $(Ak) + (Vk)$ .	
1770 <i>jk</i>	,A0,A <i>k</i>	Vj	Store (V) to memory starting at address (A0) and increment by (Ak).	
1771 <i>jk</i>	,A0,V <i>k</i>	Vj	Store (V) to memory using addresses (A0) + (Vk).	

#### Title: CRAY T90<sup>™</sup> Series Instruction Set Overview Preliminary Information

Number: HTM-xxx-x September 1994

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this document?

\_\_\_\_\_Troubleshooting

\_\_\_\_\_Tutorial or introduction

\_\_\_\_\_Reference information

\_\_\_\_Classroom use

Other - please explain

Using a scale from 1 (poor) to 10 (excellent), please rate this document on the following criteria and explain your ratings:

Accuracy \_\_\_\_\_

Organization \_\_\_\_\_

\_\_\_\_\_Readability \_\_\_\_\_

\_\_\_\_\_Physical qualities (binding, printing, page layout) \_\_\_\_\_

\_\_\_\_\_Amount of diagrams and photos \_\_\_\_\_\_

\_\_\_\_Quality of diagrams and photos \_\_\_\_

Completeness (Check one)

\_\_\_\_\_Too much information \_\_\_\_\_

\_\_\_\_\_Too little information \_\_\_\_\_\_

\_\_\_\_Just the right amount of information

Your comments help Hardware Publications and Training improve the quality and usefulness of your publications. Please use the space provided below to share your comments with us. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

NAME		<u></u>	
JOB TITLE			
FIRM	<u></u>	·····	(
ADDRESS			
CITY	STATE	ZIP	
DATE			
l			



[or attach your business card]

