CRAY T90 SERIES INSTRUCTION SET OVERVIEW

 $\bar{\gamma}$

 $\mathcal{P}^{(2)}$

)

 $\big)$

 $\bar{\mathcal{L}}$

This overview describes the CPU instruction set. Depending on the state of the Triton mode (TRI) bit in the exchange package, the CPU operates in one of two modes: Triton mode or C90 mode. *l*

In Triton mode, the A registers are 64 bits wide; bit 63 is the sign bit. (Software written for earlier machines needs to be recompiled before it can run in Triton mode.) In C90 mode, the CRAY T90 series system is binary-compatible with software written for the CRAY C90 computer system. The A registers are 32 bits wide; bit 31 is the sign bit.

Some instructions operate differently in Triton mode than in C90 mode; the following subsections explain these differences. \cdot

 $\mathcal{A}^{\mathcal{S}^{\mathcal{S}}\setminus\mathcal{V}^{\mathcal{S}}\setminus\mathcal{V}^{\mathcal{S}}\setminus\mathcal{V}^{\mathcal{S}^{\mathcal{S}}\setminus\mathcal{V}}$

Notational Conventions

. ~ ;;:":~\'~ ,.;.) " *1,/* .,:.. This document uses the following conventions: •. • ? ",\,!,,., *ii,* "'. \ ;,:" ',.

Machine instructions are octal; all other numbers are decimal unless otherwise indicated. *';:t.,* .~.; ~ .':

.~ p ~ •

- ,.. ',j., Register bits are numbered from right to left as powers of 2.
	- The letter n represents a specified value.
	- , " Variable parameters are in *italic* type.
- The symbol $*$ designates an arithmetic product.
- The VM register contains the vector mask bits, which consists of two parts: VMO and VM1. As shown in Figure 1, VMO contains vector mask bits for elements 0 through 63; VMl contains vector mask bits for elements 64 through 127.

Figure 1. Vector Element Layout

Instruction Formats

 $\sum_{i=1}^{n}$

)

 χ^{-12}

Instructions can be 1 parcel (16 bits), 3 parcels (48 bits), or 4 parcels (64 bits) long. Instructions contain 4 parcels per word. Within a word, parcels are numbered 0 through 3 from left to right.

A 3- or 4-parcel instruction can begin in any parcel of a word and can span a word boundary. For example, a 3-parcel instruction beginning in parcel 3 of a word ends in parcel 1 of the next word. No padding of word boundaries is required. Any parcel position can be addressed in branch instructions.

Figure 2 shows the general instruction format. The first parcel is divided into five fields. The second, third, and fourth parcels each contain a single field. Figure 3 and Figure 4 show how multiparcel instructions are actually stored in memory.

Figure 2. General Instruction Format

One-parcel Instruction Formats

Most instructions are I-parcel instructions; there are two types of I-parcel instruction formats as shown in the following list. Figure 3 illustrates these two formats.

- 1-parcel instructions with discrete j and k fields
- 1-parcel instructions with combined j and k fields

Figure 3. One-parcel Instruction Formats

In 1-parcel instructions with discrete j and k fields, the j and k fields usually designate operand registers. The *i* field designates a destination register. Some instructions do not use all three of these fields. Other instructions use the *i* or k field to provide additional bits for the operation code.

In 1-parcel instructions with combined j and k fields, the jk field usually contains a constant or designates a source or destination register. The *i* field usually designates a destination or source register. Some instructions use the *i* field or bit 2 of the j field to provide additional bits for the operation code.

Some I-parcel instructions of both formats are part of the extended instruction set. For example, they perform different operations when immediately preceded by the extended instruction set (EIS) parcel 005400.

Three-parcel Instruction **Formats**

Some instructions are 3-parcel instructions. Figure 4 shows the 3-parcel format.

- 3-parcel instruction with field *nm* as a constant
- 3-parcel instruction with field *nm* as a branch address
- 3-parcel instruction with field *nm* as an address displacement

In all three formats, field *nm* is a 32-bit field with parcel *n* (the last parcel of the instruction) the most significant parcel.

HTM-xxx-O September 23, 1994)

4

 $\big)$

Figure 4. Three-parcel Instruction Formats

Three-parcel instructions with the *nm* fields as constants transmit a constant value to an A or S register (instructions 020, 021, 040, and 041). The i field specifies the destination register. The *j* and *k* fields are not used, except that bits 1 and 2 of the j field specify different operations for instructions 020 and 040.

 $\big)$

Three-parcel instructions with the *nm* fields as jump addresses are used for all types of jumps (instructions 0.06 through 017). Instructions 0.06 and 007 use *i* field bit 0 to distinguish between direct and indirect jumps.)

Instruction 006 uses i field bit 2 to distinguish between unconditional and conditional jumps. For conditional jumps, instruction 006 uses the *jk* field as the test register designator. Instructions 010 through 017 do not use the i, j , and k fields.

Three-parcel instructions with field *nm* as address displacements are used for A-register and S-register memory references (instructions lOh through $13h$) using normal addressing. The h field selects an A register to be used as an address index. The i field designates an A or S register as the source or destination of the data. For memory read references (instructions 10h and $12h$) *j* field bit 1 disables/enables bypass of the data cache. Bit 2 of the j field must be 0 to indicate a 3-parcel (normal addressing) instruction. The k field is not used.

Four-parcel Instruction Format

Figure 5 shows the 4-parcel instruction format. Field *pnm* is a 48-bit field with parcel *p* (the last parcel of the instruction) the most significant parcel.

Figure 5. Four-Parcel Instruction Formats

Four-parcel instructions are used for A- and S-register memory references (instructions 10h through 13h) using extended addressing. The h field selects an A register to be used as an address index. The *i* field designates an A or S register as the source or destination of the data. For memory

read references (instructions $10h$ and $12h$), *j* field bit 1 disables/enables bypass of the data cache. Bit 2 of the *j* field must be 1 to indicate a 4-parcel (extended addressing) instruction. The *k* field is not used.

Extended Instruction Set

The operation of some 1-parcel instructions is modified when they immediately follow a special instruction parcel (005400). The set of modified instructions is called the extended instruction set (EIS).

Each EIS instruction must be immediately preceded by the instruction parcel 005400 or the instruction performs its normal operation. For example, if instruction *044ijk* is *not* preceded by parcel 005400, it computes the logical sum of registers *Sj* and *Sk* and transmits the result to register *Si.* If instruction *044ijk is* preceded by parcel 005400, it computes the logical sum of registers A_j and A_k and transmits the result to register Ai.

SpeCial Register Values

If register A0 or S0 is referenced in the h , j , or k field of certain instructions, the contents of the respective register are not used; instead, a special operand is generated.

The special operand is available regardless of existing AO or SO reservations (and in this case is not checked). This special operand does not alter the actual value of the AO or SO register. If register AO or SO is used in the i field as the operand, the actual value of the register is provided. Cray Assembly Language (CAL) issues a caution-level error message for A0 or S0 when 0 does not apply to the *i* field. Table 1 lists the special register values.

Undefined Instructions

Executing an illegal instruction produces undefined results. Some instructions cause an error exit, others are no-ops, etc. However, no illegal instruction will halt/hang the CPU.

Triton-mode Instructions

Triton mode is active when the Triton-mode (TRI) bit in the exchange package modes field is set. Some instructions execute correctly only if the CPU is operating in Triton mode. If a Triton-mode instruction issues while the CPU is operating in C90 mode, the result is undefined. Table 2 lists the instructions that are privileged to Triton mode.

)

 $\left(\begin{array}{c} \end{array} \right)$./

ł

 $\big)$

Table 2. Triton-mode Instructions

I

 \mathbf{I}

..)

 $\ddot{}$

Monitor-mode Instructions

Monitor mode is active when the monitor mode (MM) bit in the exchange package modes field is set.

Monitor-mode instructions perform specialized functions that are useful to the operating system. These instructions execute normally only if the CPU is in monitor-mode. If a monitor-mode instruction issues while the CPU is in user mode, the instruction is treated as a no operation (no-op) instruction. However, all hold-issue conditions still apply.

In normal user mode, most monitor-mode instructions act as simple no-ops; program execution continues with the next sequential instruction. Instruction 073*ij*l ($j = 2$ through 7) is the only exception. If this instruction is executed in normal user mode, it returns a value of 0 to register *Si.*

In interrupt-on-monitor-instruction (IMI) mode, most monitor-mode instructions execute as no-ops, but a monitor instruction interrupt (MIl) occurs before the next instruction issues. Instruction 073*ij*l ($j = 2$ through 7) is the only monitor-mode instruction that executes normally when the IMI mode bit is set. Table 3 lists the instructions that are privileged to monitor mode.

Table 3. Monitor-mode Instructions

10

IMI-mode Instructions

IMI mode is active when the monitor mode (MM) bit in the exchange package modes field is clear and the IMI bit in the exchange package interrupt modes field is set.

IMI mode is a special operating mode designed to facilitate testing of an operating system in a nondedicated CPU. The operating system under test is run under the control of a supervisory program running in monitor mode. The test operating system runs in IMI mode.

The test operating system can run most instructions at full speed. However, monitor-mode instructions and instructions that affect the system environment or the environment of the test operating system are trapped. (Most trapped instructions execute as no-ops, but some execute normally.) After execution of a trapped instruction, an MIl occurs. The supervisory program can then simulate the operation of the trapped instruction.

For proper operation, the cluster number (CLN) must be set to 0 when operating in IMI mode. Table 4 lists all instructions that are trapped in IMI mode.

HTM-xxx-O September 23, 1994

 $\sum_{i=1}^{n}$

Table 4. IMI-mode Instructions (continued)

Table 4. IMI-mode Instructions (continued)

Instruction and Branch Timing

The instruction buffer attempts to keep ahead of instruction issue; this reduces instruction waiting times. Because the instruction set is complex and is executing in a complex environment, issue timing might not seem deterministic (due to things such as variable wait times for memory conflicts). However, some general rules can be stated for events that occur within a CPU.

)

 $\left($

Issue Timing

Although the instruction word that is the destination of a branch request is the first word requested from memory (followed by the remainder of the instruction block in circular order) instruction words can enter the stack in any order. (Eight words at a time are requested so that the 32-word block is requested over 4 clock periods.) Priority conflicts, however, can lengthen the request time. .

The issue logic has five valid flags. The first flag corresponds to the branch address word. The next three flags correspond to the following 3 words (unless the branch address is 3 words or less from the end of a 32-word address block). The last flag indicates the validity of the remainder of the address block.

When the first valid flag sets, the issue unit retrieves the corresponding word from the buffer and starts issuing instructions. At the time the first parcel is issued, a request for the next word is made. The issue unit can request a new instruction word every 4 clock periods (CPs), corresponding to the maximum issue rate. The maximum issue rate is four I-parcel instructions with no dependencies issued in 4 clock periods.

Issue continues until the next instruction word is required. If the next instruction word is available, issue continues; if the next word is not available, issue halts after the last complete instruction. (Instructions split) across word boundaries are never issued until all parcels are available to the issue unit.) This sequence continues for the fIrst four instruction words/valid flags.

Because the fifth valid flag indicates the validity of the remaining 28 words of the instruction block, issue halts after 4 instruction words unless the entire instruction block is available. This is true even if the fIrst instruction issued is in the middle of the instruction block, with one exception. If the next sequential instruction word of the block enters the buffer in the same clock period that issue would halt, that word is sent to the issue unit without waiting.

In order to reduce delays caused by memory access times, a prefetch of the next sequential 32-word instruction block is requested when the 25th word (8th word from the end) of the current instruction block is entered or when a branch is done into the last 8 words of the current block. If the next instruction block is already in the buffer, it does not have to be fetched from memory. If the current block is still being fetched when the request for the next block occurs, the next block is not fetched until the current fetch is completed; the hardware can perform only one instruction fetch at a time.

HTM-xxx-O September 23, 1994

A delay occurs if the fIrst word of the next sequential instruction block is needed while the current block is still being fetched. In this case, issue halts after the last word of the first block until the first word of the next block is fetched.

If an out-of-stack branch occurs while the next sequential block is waiting to be prefetched, the prefetch is aborted and the block containing the branch address is fetched instead. Issue of instructions at the branch address will be delayed until the fetch of the current block is completed, a fetch of the block containing the branch address can begin, and the requested instruction word is available from the instruction buffer.

~¥ I.. a branch occurs (either to the current block or to another block ile the next sequential block is waiting to be prefetched, Because the word at the branch address is already led and issue continues without delay.

OT DIO NF

Branch Timing

 $\big)$

)

In issuing, just like other instruction $\frac{1}{2}$ branch in the tion is affected by instruction buffer timing and issue to
affected by branch success and by the Even if the destination address is currently in $\mathbf{\hat{m}}$ In issuing, just like other insurable a branch in relation is affected by instruction buffer timing and issue here of the property in added to the branch.
Even if the destination address is currently in the assemblance in is further affected by, for example, the destination pair the size (number of parcels) of the destination instruction

Two timing numbers are given for branches: issue time and branch time. The issue time corresponds to the number of parcels in the instruction; most branch instructions are 3 parcels long and therefore take 3 clock periods to issue. The branch time listed is the minimum additional time required to complete an in-stack branch.

Branch fall-through, for conditional branches, requires no additional time. If a branch that is taken completes in 10 clock periods (3 CPs to issue and 7 CPs branch time) the fall-through time for that instruction is 3 CPs.

To the times listed, add additional time according to the rules in the following list. This time is in addition to the time required for out-of-stack instruction issues discussed previously and applies only to branches that are taken.

- If the destination parcel is parcel 0, no additional time is added.
- If the destination parcel is parcel 1 and the destination instruction is a 4-parcel instruction, add 1 CP to the branch time. (If it is not a 4-parcel instruction, do not add any time.)
- If the destination is parcel 2 and that instruction is a single parcel, add 1 CP. If it is a multiparcel instruction, add 2 CPs. ,\ "" ...
- If the destination parcel is parcel²3, add 2 CPs.

This timing can create a special case. If a branch to a multiparcel instruction in parcel 2 can be converted from a branch to a single parcel instruction, in parcel 1 (eyen an inserted no-op before the multiparcel instruction), a CP can be saved even if the multiparcel instruction is not moved. (What would have been a 2-CP wait is converted to 1 CP to issue the single-parcel instruction.) If a 3-parcel instruction can be moved from parcel 2 to parcel 1, two CPs are saved.

Special CAL Syntax Forms

.,"~ ~:.

Certain machine instructions can be generated from two or more different CAL instructions. Any of the operations performed by special instructions can be performed by instructions in the basic CAL instruction set. For example, the following CAL instructions generate instruction 002000, which transmits a 1 to the vector length (VL) register:

- VL A0 (normal CAL syntax)
- VL 1 (special CAL syntax)

The first instruction is the basic form of the instruction, which takes advantage of the special case in which $(Ak) = 1$ if $k = 0$. The second instruction is a special syntax form that provides the programmer with a more convenient notation for the special case.

In several cases, a single CAL syntax can generate several different machine instructions. These cases provide for transmitting the value of an expression to an A register or S register, or for shifting A register or S register contents. For example, the CAL instruction Ai *exp* generates instruction 020, 021, or 022, depending on the value of *exp*. The assembler uses *exp* to determine which instruction to generate.

Instruction Summary

 $\big)$

Table 5 lists the special indicators that apply to many of the instructions. When one or more of these indicators applies to a specific instruction, the indicator is shown as a superscript letter following the machine instruction.

Table 6 lists, in numerical order, all instructions in the CRAY T90 series instruction set. Included for each instruction is the machine instruction, the CAL syntax, and a brief description.

Table 5. Special Indicators

Table 6. Instruction Special Indicators

 $\ddot{}$

 $\overline{}$

)

 ω , ω , ω , ω

 $\sum_{i=1}^{n}$

 \bar{z}

-)

 $\sum_{i=1}^{n}$

Table 6. Instruction Special Indicators (continued)

)

)

Table 6. Instruction Special Indicators (continued)

 $\big)$

Table 6. Instruction Special Indicators (continued)

)

 $\ddot{}$

')

Table 6. Instruction Special Indicators (continued)

)

Title: CRAY T90™ Series Instruction Set Overview *Preliminary Information*

Number: HTM-xxx-x September 1994

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this document?

___ Troubleshooting

 $\big)$

)

___ Tutorial or introduction

____ Reference information

Classroom use

___ Other - please explain _____________________ _

Using a scale from 1 (poor) to 10 (excellent), please rate this document on the following criteria and explain your ratings:

 \triangle Accuracy \angle

 $\frac{1}{\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac{1}{2}}\sqrt{1-\frac$

____ Readability ________________________ _

____ Physical qualities (binding, printing, page layout) ___________ _

____ Amount of diagrams and photos _________________ _

 $\frac{1}{2}$ Quality of diagrams and photos $\frac{1}{2}$

Completeness (Check one)

 \Box Too much information \Box

___ Too little information _____________________ _

___ .Just the right amount of information

Your comments help Hardware Publications and Training improve the quality and usefulness of your publications. Please use the space provided below to share your comments with us. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

[or attach your business card]

)