

# Instruction Set Overview

(CRAY T90™ Series)

**HTM-115-A**

Cray Research Proprietary

---

**Cray Research, Inc.**

---

# Record of Revision

---

REVISION	DESCRIPTION
----------	-------------

---

	March 1995. Original printing.
A	September 1995. Revision A incorporates minor technical corrections to the instruction set.

---

Any shipment to a country outside of the United States requires a letter of assurance from Cray Research, Inc.

---

This document is the property of Cray Research, Inc. The use of this document is subject to specific license rights extended by Cray Research, Inc. to the owner or lessee of a Cray Research, Inc. computer system or other licensed party according to the terms and conditions of the license and for no other purpose.

---

Cray Research, Inc. Unpublished Proprietary Information — All Rights Reserved.

---

Autotasking, CF77, CRAY, CRAY-1, Cray Ada, CraySoft, CRAY Y-MP, HSX, MPP Apprentice, SSD, SUPERCLUSTER, SUPERSERVER, UniChem, UNICOS, and X-MPEA are federally registered trademarks and Because no workstation is an island, CCI, CCMT, CF90, CFT, CFT2, CFT77, ConCurrent Maintenance Tools, COS, CRAY-2, Cray Animation Theater, CRAY APP, CRAY C90, CRAY C90D, Cray C++ Compiling System, CrayDoc, CRAY EL, CRAY J90, Cray NQS, Cray/REELlibrarian, CRAY S-MP, CRAY SUPERSERVER 6400, CRAY T3D, CRAY T90, CrayTutor, CRAY X-MP, CRAY XMS, CRInform, CRI/TurboKiva, CS6400, CSIM, CVT, Delivering the power . . ., DGauss, Docview, EMDS, HEXAR, IOS, LibSci, ND Series Network Disk Array, Network Queuing Environment, Network Queuing Tools, OLNETH, RQS, SEGLDR, SMARTE, SUPERLINK, System Maintenance and Remote Testing Environment, Trusted UNICOS, and UNICOS MAX are trademarks of Cray Research, Inc.

---

Requests for copies of Cray Research, Inc. publications should be directed to:

CRAY RESEARCH, INC.  
Logistics  
6251 South Prairie View Road  
Chippewa Falls, WI 54729

---

Comments about this publication should be directed to:

CRAY RESEARCH, INC.  
Service Publications and Training  
890 Industrial Blvd.  
Chippewa Falls, WI 54729

---

# INSTRUCTION SET OVERVIEW

Notational Conventions .....	2
Instruction Formats .....	3
One-parcel Instruction Formats .....	3
Three-parcel Instruction Formats .....	4
Four-parcel Instruction Format .....	6
Extended Instruction Set .....	7
Special Register Values .....	7
Undefined Instructions .....	7
Triton-mode Instructions .....	8
Monitor-mode Instructions .....	9
IMI-mode Instructions .....	10
Instruction and Branch Timing .....	12
Issue Timing .....	12
Branch Timing .....	14
Special CAL Syntax Forms .....	15
Instruction Summary .....	15

## Figures

---

Figure 1. Vector Element Layout .....	2
Figure 2. General Instruction Format .....	3
Figure 3. One-parcel Instruction Formats .....	4
Figure 4. Three-parcel Instruction Formats .....	5
Figure 5. Four-Parcel Instruction Formats .....	6

## Tables

---

Table 1. Special Register Values .....	7
Table 2. Triton-mode Instructions .....	8
Table 3. Monitor-mode Instructions .....	9
Table 4. IMI-mode Instructions .....	10
Table 5. Special Indicators .....	16
Table 6. Instruction Special Indicators .....	16

This overview describes the CPU instruction set. Depending on the state of the Triton mode (TRI) bit in the exchange package, the CPU operates in one of two modes: Triton mode or C90 mode.

In Triton mode, the A registers are 64 bits wide; bit 63 is the sign bit. (Software written for earlier systems needs to be recompiled before it can run in Triton mode.) In C90 mode, the CRAY T90 series system is binary-compatible with software written for the CRAY C90 series computer system. The A registers are 32 bits wide; bit 31 is the sign bit.

Some instructions operate differently in Triton mode than in C90 mode; the following subsections explain these differences.


## Notational Conventions

---

This document uses the following conventions:

- Machine instructions are octal; all other numbers are decimal unless otherwise indicated.
- Register bits are numbered from right to left.
- The letter n represents a specified value.
- Variable parameters are in *italic* type.
- The symbol \* designates an arithmetic product.
- The VM register contains the vector mask bits, which consist of two parts: VM0 and VM1. As shown in Figure 1, VM0 contains vector mask bits for elements 0 through 63; VM1 contains vector mask bits for elements 64 through 127.

Figure 1. Vector Element Layout




## Instruction Formats

Instructions can be 1 parcel (16 bits), 3 parcels (48 bits), or 4 parcels (64 bits) long. Instructions contain 4 parcels per word. Within a word, parcels are numbered 0 through 3 from left to right.

A 3- or 4-parcel instruction can begin in any parcel of a word and can span a word boundary. For example, a 3-parcel instruction beginning in parcel 3 of a word ends in parcel 1 of the next word. No padding of word boundaries is required. Any parcel position can be addressed in branch instructions.

Figure 2 shows the general instruction format. The first parcel is divided into five fields. The second, third, and fourth parcels each contain a single field. Figure 4 and Figure 5 show how multiparcel instructions are actually stored in memory.

Figure 2. General Instruction Format




### One-parcel Instruction Formats

Most instructions are 1-parcel instructions; there are two types of 1-parcel instruction formats as shown in the following list. Figure 3 illustrates these two formats.

- 1-parcel instructions with discrete *j* and *k* fields
- 1-parcel instructions with combined *j* and *k* fields

In 1-parcel instructions with discrete *j* and *k* fields, the *j* and *k* fields usually designate operand registers. The *i* field designates a destination register. Some instructions do not use all three of these fields. Other instructions use the *i* or *k* field to provide additional bits for the operation code.

Figure 3. One-parcel Instruction Formats



In 1-parcel instructions with combined *j* and *k* fields, the *jk* field usually contains a constant or designates a source or destination register. The *i* field usually designates a destination or source register. Some instructions use the *i* field or bit 2 of the *j* field to provide additional bits for the operation code.

Some 1-parcel instructions of both formats are part of the extended instruction set. For example, they perform different operations when immediately preceded by the extended instruction set (EIS) instruction 005400.

### Three-parcel Instruction Formats


Some instructions are 3-parcel instructions. Figure 4 shows the 3-parcel format.

- 3-parcel instruction with field *nm* as a constant
- 3-parcel instruction with field *nm* as a branch address
- 3-parcel instruction with field *nm* as an address displacement

In all three formats, field *nm* is a 32-bit field with parcel *n* (the last parcel of the instruction) the most significant parcel.

Three-parcel instructions with the *nm* fields as constants transmit a constant value to an A or S register (instructions 020, 021, 040, and 041). The *i* field specifies the destination register. The *j* and *k* fields are not used, except that bits 1 and 2 of the *j* field specify different operations for instructions 020 and 040.

Figure 4. Three-parcel Instruction Formats



Three-parcel instructions with the *nm* fields as jump addresses are used for all types of jumps (instructions 006 through 017). Instructions 006 and 007 use *i* field bit 0 to distinguish between direct and indirect jumps.


Instruction 006 uses *i* field bit 2 to distinguish between unconditional and conditional jumps. For conditional jumps, instruction 006 uses the *jk* field as the test register designator. Instructions 010 through 017 do not use the *i*, *j*, and *k* fields.

Three-parcel instructions with field *nm* as address displacements are used for A-register and S-register memory references (instructions 10*h* through 13*h*) using normal addressing. The *h* field selects an A register to be used as an address index. The *i* field designates an A or S register as the source or destination of the data. For memory read references (instructions 10*h* and 12*h*) *j* field bit 1 disables/enables bypass of the data cache. Bit 2 of the *j* field must be 0 to indicate a 3-parcel (normal addressing) instruction. The *k* field is not used.

### Four-parcel Instruction Format

Figure 5 shows the 4-parcel instruction format. Field *pnm* is a 48-bit field with parcel *p* (the last parcel of the instruction) as the most significant parcel.

Figure 5. Four-Parcel Instruction Formats



Four-parcel instructions are used for A- and S-register memory references (instructions 10*h* through 13*h*) that use extended addressing. The *h* field selects an A register to be used as an address index. The *i* field designates an A or S register as the source or destination of the data. For memory



read references (instructions  $10h$  and  $12h$ ),  $j$  field bit 1 disables/enables bypass of the data cache. Bit 2 of the  $j$  field must be 1 to indicate a 4-parcel (extended addressing) instruction. The  $k$  field is not used.

## Extended Instruction Set

The operation of some 1-parcel instructions is modified when they immediately follow a special instruction parcel (005400). The set of modified instructions is called the extended instruction set (EIS).

Each EIS instruction must be immediately preceded by the instruction parcel 005400 or the instruction performs its normal operation. For example, if instruction  $044ijk$  is *not* preceded by parcel 005400, it computes the logical sum of registers  $S_j$  and  $S_k$  and transmits the result to register  $S_i$ . If instruction  $044ijk$  is preceded by parcel 005400, it computes the logical sum of registers  $A_j$  and  $A_k$  and transmits the result to register  $A_i$ .

## Special Register Values

---

If register  $A_0$  or  $S_0$  is referenced in the  $h$ ,  $j$ , or  $k$  field of certain instructions, the contents of the respective register are not used; instead, a special operand is generated.

The special operand is available regardless of existing  $A_0$  or  $S_0$  reservations (and in this case is not checked). This special operand does not alter the actual value of the  $A_0$  or  $S_0$  register. If register  $A_0$  or  $S_0$  is used in the  $i$  field as the operand, the actual value of the register is provided. Cray Assembly Language (CAL) issues a caution-level error message for  $A_0$  or  $S_0$  when 0 does not apply to the  $i$  field. Table 1 lists the special register values.

Table 1. Special Register Values

Instruction Field	Operand Value
$A_h, h = 0$	0
$A_j, j = 0$	0
$A_k, k = 0$	1
$S_j, j = 0$	0
$S_k, k = 0$	bit 63 = 1

## Undefined Instructions

Executing an illegal instruction produces undefined results. Some instructions cause an error exit, others are no-operation (no-op) instructions, etc. However, no illegal instruction will halt or hang the CPU.

## Triton-mode Instructions

Triton mode is active when the Triton-mode (TRI) bit in the exchange package modes field is set. Some instructions execute correctly only if the CPU is operating in Triton mode. If a Triton-mode instruction issues while the CPU is operating in C90 mode, the result is undefined. Table 2 lists the instructions that are privileged to Triton mode.

Table 2. Triton-mode Instructions

Machine Instruction	CAL Syntax	Instruction Type
0030j2	VM0 Aj	Instructions that require 64-bit A registers.
0030j3	VM1 Aj	
020i20nm	Ai Ai:exp	
020i40nm	Ai exp:Ai	
027ij1	Ai ZAj	
005400 042ijk	Ai <exp	
005400 043ijk	Ai >exp	
005400 044ijk	Ai Aj&Ak	
005400 045ijk	Ai #Ak&Aj	
005400 046ijk	Ai Aj!Ak	
005400 047ijk	Ai #Aj!Ak	
005400 050ijk	Ai Aj!Ai&Ak	
005400 051ijk	Ai Aj!Ak	
005400 052ijk	A0 Ai<exp	
005400 053ijk	A0 Ai>exp	
005400 054ijk	Ai Ai<exp	
005400 055ijk	Ai Ai>exp	
005400 056ijk	Ai Ai,Aj<Ak	
005400 057ijk	Ai Aj,Ai>Ak	
073i20	Ai VM0	
073i30	Ai VM1	
10hi40pnm	Ai exp,Ah	
10hi60pnm	Ai exp,Ah,BC	
11hi40pnm	exp,Ah Ai	
12hi40pnm	Si exp,Ah	
12hi60pnm	Si exp,Ah,BC	
13hi40pnm	exp,Ah Si	

Machine Instruction	CAL Syntax	Instruction Type
006100 <i>nm</i> 007100 <i>nm</i>	IJ <i>exp</i> IR <i>exp</i>	Indirect jump and indirect return jump instructions.
005400 153 <i>ij</i> 0 005400 153 <i>ij</i> 1 005400 176 <i>ijk</i>	<i>V</i> <sub><i>i</i></sub> <i>V</i> <sub><i>j</i></sub> ,[VM] <i>V</i> <sub><i>i</i></sub> ,[VM] <i>V</i> <sub><i>j</i></sub> <i>V</i> <sub><i>i</i></sub> : <i>V</i> <sub><i>j</i></sub> ,A0:A <i>k</i> , <i>V</i> <sub><i>k</i></sub>	Vector compress, expand, and double gather instructions.
001501	–	Clear performance monitor pointer.

## Monitor-mode Instructions

Monitor mode is active when the monitor mode (MM) bit in the exchange package modes field is set.

Monitor-mode instructions perform specialized functions that are useful to the operating system. These instructions execute normally only if the CPU is in monitor mode. If a monitor-mode instruction issues while the CPU is in user mode, the instruction is treated as a no-op instruction. However, all hold-issue conditions still apply.

In normal user mode, most monitor-mode instructions act as simple no-ops; program execution continues with the next sequential instruction. Instruction  $073ij1$  ( $j = 2$  through  $7$ ) is the only exception. If this instruction is executed in normal user mode, it returns a value of 0 to register  $S_i$ .

In interrupt-on-monitor-instruction (IMI) mode, most monitor-mode instructions execute as no-ops, but a monitor instruction interrupt (MII) occurs before the next instruction issues. Instruction  $073ij1$  ( $j = 2$  through  $7$ ) is the only monitor-mode instruction that executes normally when the IMI mode bit is set. Table 3 lists the instructions that are privileged to monitor mode.

Table 3. Monitor-mode Instructions

Machine Instruction	CAL Syntax	Machine Instruction	CAL Syntax
0010 $jk$ ( $jk \neq 0$ )	CA, $A_j$ $A_k$	001406	ECl
0011 $jk$	CL, $A_j$ $A_k$	001407	DCI
0012 $j0$	Cl, $A_j$	001500	—
0012 $j1$	MC, $A_j$	001501	—
0012 $j2$	DI, $A_j$	001600	ESI
0012 $j3$	EI, $A_j$	001640	BCD
0013 $j0$	XA $A_j$	0017 $jk$	BP $k$ $A_j$
0013 $j1$	$A_j$ XA	023 $ij6$	$A_i$ EA, $j$
001302	EMI	023 $ij7$	$A_i$ EA, $A_j$
001303	DMI	027 $ij2$	EA $j$ $A_i$
0014 $j0$	RT $S_j$	027 $ij3$	EA, $A_j$ $A_i$
0014 $j1$	SIPI $A_j$	033 $i00$	$A_i$ Cl
001402	CIPI	033 $ij0$ ( $j \neq 0$ )	$A_i$ CA, $A_j$
0014 $j3$	CLN $A_j$	033 $ij1$ ( $j \neq 0$ )	$A_i$ CE, $A_j$
0014 $j4$	PCI $S_j$	073 $ij1$ ( $j = 2 - 7$ )	$S_i$ SR $j$
001405	CCI	073 $i05$	SR0 $S_i$

## IMI-mode Instructions

IMI mode is active when the monitor mode (MM) bit in the exchange package modes field is clear and the IMI bit in the exchange package interrupt modes field is set.

IMI mode is a special operating mode designed to facilitate testing of an operating system in a nondedicated CPU. The operating system being tested is run under the control of a supervisory program that runs in monitor mode. The test operating system runs in IMI mode.

The test operating system can run most instructions at full speed. However, monitor-mode instructions and instructions that affect the system environment or the environment of the test operating system are trapped. (Most trapped instructions execute as no-ops, but some execute normally.) After execution of a trapped instruction, an MII occurs. The supervisory program can then simulate the operation of the trapped instruction.

For proper operation, the cluster number (CLN) must be set to 0 when the CPU is operating in IMI mode. Table 4 lists all instructions that are trapped in IMI mode.

Table 4. IMI-mode Instructions

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
0010 <i>jk</i> ( <i>jk</i> ≠ 0)	CA, <i>Aj</i> <i>Ak</i>	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
0011 <i>jk</i>	CL, <i>Aj</i> <i>Ak</i>	
0012 <i>j0</i>	CI, <i>Aj</i>	
0012 <i>j1</i>	MC, <i>Aj</i>	
0012 <i>j2</i>	DI, <i>Aj</i>	
0012 <i>j3</i>	EI, <i>Aj</i>	
0013 <i>j0</i>	XA <i>Aj</i>	
0013 <i>j1</i>	<i>Aj</i> XA	
001302	EMI	
001303	DMI	
0014 <i>j0</i>	RT <i>Sj</i>	
0014 <i>j1</i>	SIPI <i>Aj</i>	
001402	CIPI	
0014 <i>j3</i>	CLN <i>Aj</i>	
0014 <i>j4</i>	PCI <i>Sj</i>	
001405	CCI	
001406	ECI	
001407	DCI	
001500	—	

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
001501 001600 001640 0017 <i>jk</i> 023 <i>ij</i> 6 023 <i>ij</i> 7 027 <i>ij</i> 2 027 <i>ij</i> 3 073 <i>i</i> 05	— ESI BCD BP <i>k</i> <i>Aj</i> <i>Ai</i> EA, <i>j</i> <i>Ai</i> EA, <i>Aj</i> EA <i>j</i> <i>Ai</i> EA, <i>Aj</i> <i>Ai</i> SR0 <i>Si</i>	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
00200 <i>k</i> 072 <i>i</i> 00 073 <i>i</i> 01 073 <i>i</i> 25 (no-op when in maintenance mode)	VL <i>Ak</i> <i>Si</i> RT <i>Si</i> SR0 SR2 <i>Si</i>	These instructions execute normally in IMI mode. An MII interrupt occurs after the instruction executes.
002100 002200 002210 002300 002301 002400 002401 002500 002501 002600 002601	EFI DFI CBL ERI EBP DRI DBP DBM ESC EBM DSC	These instructions execute normally in normal user mode, but execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
0034 <i>jk</i> ( <i>j</i> 2 = 0) 0034 <i>jk</i> ( <i>j</i> 2 = 1) 0036 <i>jk</i> ( <i>j</i> 2 = 0) 0036 <i>jk</i> ( <i>j</i> 2 = 1) 0037 <i>jk</i> ( <i>j</i> 2 = 0) 0037 <i>jk</i> ( <i>j</i> 2 = 1) 027 <i>ij</i> 6 027 <i>ij</i> 7 073 <i>i</i> 02 073 <i>ij</i> 3 073 <i>ij</i> 6	SM <i>jk</i> 1,TS SM, <i>Ak</i> 1,TS SM <i>jk</i> 0 SM, <i>Ak</i> 0 SM <i>jk</i> 1 SM, <i>Ak</i> 1 SB, <i>Aj</i> <i>Ai</i> SB <i>j</i> <i>Ai</i> SM <i>Si</i> ST <i>j</i> <i>Si</i> ST, <i>Aj</i> <i>Si</i>	Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes.
0064 <i>jk</i> nm ( <i>j</i> 2 = 0) 0064 <i>jk</i> nm ( <i>j</i> 2 = 1)	JTS <i>jk</i> <i>exp</i> JTS, <i>Ak</i> <i>exp</i>	Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes. Following the interrupt, the P register points to the second parcel ( <i>m</i> field) of the instruction.
026 <i>ij</i> 4 026 <i>ij</i> 5 026 <i>ij</i> 6 026 <i>ij</i> 7 072 <i>i</i> 02 072 <i>ij</i> 3 072 <i>ij</i> 6	<i>Ai</i> SB, <i>Aj</i> ,+1 <i>Ai</i> SB <i>j</i> ,+1 <i>Ai</i> SB, <i>Aj</i> <i>Ai</i> SB <i>j</i> <i>Si</i> SM <i>Si</i> ST <i>j</i> <i>Si</i> ST, <i>Aj</i>	These instructions execute normally when IMI mode is active, but the data is blocked from entering register <i>Ai/Si</i> . In addition, because the cluster number must be set to 0 when IMI mode is active, instructions 026 <i>ij</i> 4 and 026 <i>ij</i> 5 do not increment an SB register. An MII interrupt occurs after the instruction executes.

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
033i00 033ij0 ( $j \neq 0$ ) 033ij1 ( $j \neq 0$ )	Ai      CI Ai      CA,Aj Ai      CE,Aj	These instructions execute normally when IMI mode is active, but the data is blocked from entering register Ai. This effectively makes them no-ops. An MII interrupt occurs after the instruction executes.
073ij1 ( $j = 2,3$ )	Si      SRj	This instruction is privileged to monitor mode. It executes normally in IMI mode except that the performance monitor pointer is prevented from advancing. An MII interrupt occurs after the instruction executes.
073ij1 ( $j = 4 - 7$ )	Si      SRj	This instruction is privileged to monitor mode. It clears register Si to 0 in IMI mode. An MII interrupt occurs after the instruction executes.
073i75	SR7    Si	This instruction operates as a no-op unless maintenance mode is active. With maintenance mode active, this instruction operates normally. An MII interrupt occurs after the instruction executes.  <b>NOTE:</b> Normal use of this instruction requires checking of register SR0 bit 0 before executing the instruction. Because the instruction that does the checking (073i01) is trapped in IMI mode, it is recommended that instruction 073i75 not be used in IMI mode.

## Instruction and Branch Timing

The instruction buffer attempts to keep ahead of instruction issue; this reduces instruction waiting times. Because the instruction set is complex and is executing in a complex environment, issue timing might not seem deterministic (due to things such as variable wait times for memory conflicts). However, some general rules can be stated for events that occur within a CPU.

### Issue Timing

Although the instruction word that is the destination of a branch request is the first word requested from memory (followed by the remainder of the instruction block in circular order) instruction words can enter the stack in any order. (Eight words at a time are requested so that the 32-word block is requested over 4 clock periods.) Priority conflicts, however, can lengthen the request time.

The issue logic has five valid flags. The first flag corresponds to the branch address word. The next three flags correspond to the following 3 words (unless the branch address is 3 words or less from the end of a 32-word address block). The last flag indicates the validity of the remainder of the address block.

When the first valid flag sets, the issue unit retrieves the corresponding word from the buffer and starts issuing instructions. At the time the first parcel is issued, a request for the next word is made. The issue unit can request a new instruction word every 4 clock periods (CPs), corresponding to the maximum issue rate. The maximum issue rate is four 1-parcel instructions with no dependencies issued in 4 clock periods.

Issue continues until the next instruction word is required. If the next instruction word is available, issue continues; if the next word is not available, issue halts after the last complete instruction. (Instructions split across word boundaries are never issued until all parcels are available to the issue unit.) This sequence continues for the first four instruction words/valid flags.

Because the fifth valid flag indicates the validity of the remaining 28 words of the instruction block, issue halts after 4 instruction words unless the entire instruction block is available. This is true even if the first instruction issued is in the middle of the instruction block, with one exception. If the next sequential instruction word of the block enters the buffer in the same clock period that issue would halt, that word is sent to the issue unit without waiting.

In order to reduce delays caused by memory access times, a prefetch of the next sequential 32-word instruction block is requested when the 25th word (8th word from the end) of the current instruction block is entered or when a branch is done into the last 8 words of the current block. If the next instruction block is already in the buffer, it does not have to be fetched from memory. If the current block is still being fetched when the request for the next block occurs, the next block is not fetched until the current fetch is completed; the hardware can perform only one instruction fetch at a time.

A delay occurs if the first word of the next sequential instruction block is needed while the current block is still being fetched. In this case, issue halts after the last word of the first block until the first word of the next block is fetched.

If an out-of-stack branch occurs while the next sequential block is waiting to be prefetched, the prefetch is aborted and the block containing the branch address is fetched instead. Issue of instructions at the branch address are delayed until the fetch of the current block is completed, a fetch of the block containing the branch address can begin, and the requested instruction word is available from the instruction buffer.



If an in-stack branch occurs (either to the current block or to another block in the buffer) while the next sequential block is waiting to be prefetched, the prefetch is aborted. Because the word at the branch address is already in the buffer, no fetch is needed and issue continues without delay.

## Branch Timing

In issuing, just like other instructions, a branch instruction is affected by instruction buffer timing and issue interlocks. In addition, timing is affected by branch success and by the destination address of the branch. Even if the destination address is currently in the instruction stack, timing is further affected by, for example, the destination parcel address and by the size (number of parcels) of the destination instruction.

Two timing numbers are given for branches: issue time and branch time. The issue time corresponds to the number of parcels in the instruction; most branch instructions are 3 parcels long and therefore take 3 clock periods to issue. The branch time listed is the minimum additional time required to complete an in-stack branch.

Branch fall-through, for conditional branches, requires no additional time. If a branch that is taken completes in 10 clock periods (3 CPs to issue and 7 CPs branch time) the fall-through time for that instruction is 3 CPs.

To the times listed, add additional time according to the rules in the following list. This time is in addition to the time required for out-of-stack instruction issues discussed previously and applies only to branches that are taken.

- If the destination parcel is parcel 0, no additional time is added.
- If the destination parcel is parcel 1 and the destination instruction is a 4-parcel instruction, add 1 CP to the branch time. (If it is not a 4-parcel instruction, do not add any time.)
- If the destination is parcel 2 and that instruction is a single parcel, add 1 CP. If it is a multiparcel instruction, add 2 CPs.
- If the destination parcel is parcel 3, add 2 CPs.

This timing can create a special case. If a branch to a multiparcel instruction in parcel 2 can be converted from a branch to a single parcel instruction in parcel 1 (even an inserted no-op before the multiparcel instruction), a CP can be saved even if the multiparcel instruction is not moved. (What would have been a 2-CP wait is converted to 1 CP to issue the single-parcel instruction.) If a 3-parcel instruction can be moved from parcel 2 to parcel 1, two CPs are saved.

## Special CAL Syntax Forms

---

Certain machine instructions can be generated from two or more different CAL instructions. Any of the operations performed by special instructions can be performed by instructions in the basic CAL instruction set. For example, the following CAL instructions generate instruction 002000, which transmits a 1 to the vector length (VL) register:

- VL A0 (normal CAL syntax)
- VL 1 (special CAL syntax)

The first instruction is the basic form of the instruction, which takes advantage of the special case in which  $(Ak) = 1$  if  $k = 0$ . The second instruction is a special syntax form that provides the programmer with a more convenient notation for the special case.

In several cases, a single CAL syntax can generate several different machine instructions. These cases provide for transmitting the value of an expression to an A register or S register, or for shifting A register or S register contents. For example, the CAL instruction  $A_i \text{ exp}$  generates instruction 020, 021, or 022, depending on the value of  $\text{exp}$ . The assembler uses  $\text{exp}$  to determine which instruction to generate.

## Instruction Summary

---

Table 5 lists the special indicators that apply to many of the instructions. When one or more of these indicators applies to a specific instruction, the indicator is shown as a superscript letter following the machine instruction.

Table 6 lists, in numerical order, all instructions in the CRAY T90 series instruction set. Included for each instruction is the machine instruction, the CAL syntax, and a brief description.

Table 5. Special Indicators

Superscript	Description
N	New instruction (not available on CRAY C90 series systems)
V	New version of CRAY C90 series instruction
T	Triton mode only
D	Difference in operation between Triton mode and C90 mode
M	Monitor mode only
O	Maintenance mode only

Table 6. Instruction Special Indicators

Machine Instruction	CAL Syntax	Description
000000	ERR	Error exit.
001000	PASS	Pass (no operation).
0010 <i>jk</i> ( <i>jk</i> ≠ 0) <sup>M</sup>	CA, <i>Aj</i> <i>Ak</i>	Set channel ( <i>Aj</i> ) CA register ( <i>Ak</i> ) and activate channel.
0011 <i>jk</i> <sup>M</sup>	CL, <i>Aj</i> <i>Ak</i>	Set channel ( <i>Aj</i> ) CL register ( <i>Ak</i> ).
0012 <i>j0</i> <sup>M</sup>	CI, <i>Aj</i>	Clear interrupt flag and error flag for channel ( <i>Aj</i> ). Clear Device Master Clear (output channels only). Enable channel interrupt.
0012 <i>j1</i> <sup>M</sup>	MC, <i>Aj</i>	Clear interrupt flag and error flags for channel ( <i>Aj</i> ). Set Device Master Clear (output channels only). Clear Ready Held (input channels only). Enable channel interrupt.
0012 <i>j2</i> <sup>M</sup>	DI, <i>Aj</i>	Disable channel <i>Aj</i> interrupt.
0012 <i>j3</i> <sup>M</sup>	EI, <i>Aj</i>	Enable channel <i>Aj</i> interrupt.
0013 <i>j0</i> <sup>M</sup>	XA <i>Aj</i>	Transmit ( <i>Aj</i> ) to exchange address.
0013 <i>j1</i> <sup>NM</sup>	<i>Aj</i> XA	Transmit exchange address to <i>Aj</i> .
001302 <sup>M</sup>	EMI	Enable monitor interrupt mode (set EIM to 1).
001303 <sup>M</sup>	DMI	Disable monitor interrupt mode (clear EIM to 0).
0014 <i>j0</i> <sup>M</sup>	RT <i>Sj</i>	Transmit ( <i>Sj</i> ) to real-time clock.
0014 <i>j1</i> <sup>M</sup>	SIPI <i>Aj</i>	Send inter-CPU interrupt to CPU ( <i>Aj</i> ).
001402 <sup>M</sup>	CIPI	Clear inter-CPU interrupt.
0014 <i>j3</i> <sup>M</sup>	CLN <i>Aj</i>	Transmit ( <i>Aj</i> ) to cluster number register.
0014 <i>j4</i> <sup>M</sup>	PCI <i>Sj</i>	Transmit ( <i>Sj</i> ) to programmable clock.
001405 <sup>M</sup>	CCI	Clear programmable clock interrupt (clear PCI to 0).

Machine Instruction	CAL Syntax	Description
001406 <sup>M</sup>	ECI	Enable programmable clock interrupt (set IPC to 1).
001407 <sup>M</sup>	DCI	Disable programmable clock interrupt (clear IPC to 0).
001500 <sup>M</sup>	—	Clear all performance monitor counters.
001501 <sup>NTM</sup>	—	Clear performance monitor pointer.
001600 <sup>M</sup>	ESI	Enable system I/O interrupts (set SIE to 1).
001640 <sup>NM</sup>	BCD	Broadcast cluster detach.
0017jk <sup>M</sup>	BP,k    Aj	Transmit (Aj) to breakpoint address k (k = 0 or 1).
00200k	VL      Ak	Transmit (Ak) to vector length register.
002100	EFI	Enable interrupt on floating-point error (set IFP to 1).
002200	DFI	Disable interrupt on floating-point error (clear IFP to 0).
002210	CBL	Clear bit matrix loaded bit (clear BML to 0).
002300	ERI	Enable interrupt on operand range error (set IOR to 1).
002301	EBP	Enable interrupt on breakpoint (set IBP to 1).
002400	DRI	Disable interrupt on operand range error (clear IOR to 0).
002401	DBP	Disable interrupt on breakpoint (clear IBP to 0).
002500	DBM	Disable bidirectional memory transfers (clear BDM to 0).
002501 <sup>N</sup>	ESC	Enable scalar cache (set SCE to 1).
002600	EBM	Enable bidirectional memory transfers (set BDM to 1).
002601 <sup>N</sup>	DSC	Disable and invalidate scalar cache (clear SCE to 0).
002700	CMR	Complete memory references.
002704	CPA	Complete port reads and writes (ports A, B, and C).
002705	CPR	Complete port reads (ports A and B).
002706	CPW	Complete port writes (port C).
0030j0	VM0    Sj	Transmit (Sj) to VM0.
0030j1	VM1    Sj	Transmit (Sj) to VM1.
0030j2 <sup>NT</sup>	VM0    Aj	Transmit (Aj) to VM0.
0030j3 <sup>NT</sup>	VM1    Aj	Transmit (Aj) to VM1.
0034jk (j2 = 0)	SMjk    1,TS	Test and set semaphore jk (jk = 0 – 37 <sub>8</sub> ).
0034jk (j2 = 1)	SM,Ak   1,TS	Test and set semaphore (Ak).
0036jk (j2 = 0)	SMjk    0	Clear semaphore jk (jk = 0 – 37 <sub>8</sub> ).
0036jk (j2 = 1)	SM,Ak   0	Clear semaphore (Ak).

Machine Instruction	CAL Syntax	Description
0037jk ( $j2 = 0$ )	SMjk 1	Set semaphore $jk$ ( $jk = 0 - 37_8$ ).
0037jk ( $j2 = 1$ )	SM,Ak 1	Set semaphore (Ak).
00400k <sup>V</sup>	EXk	Exit $k$ .
0050jk	J Bjk	Jump to Bjk.
0051jk <sup>O</sup>	JINV Bjk	Jump to Bjk (invalidate instruction buffers).
006000nm	J exp	Jump to $exp$ .
006100nm <sup>NT</sup>	IJ exp	Jump to address in $exp$ .
0064jknm ( $j2 = 0$ )	JTSjk exp	Jump to $exp$ if SMjk = 1; else set SMjk.
0064jknm ( $j2 = 1$ )	JTS,Ak exp	Jump to $exp$ if SM(Ak) = 1; else set SM(Ak).
007000nm	R exp	Return jump to $exp$ ; set B00 to (P)+3.
007100nm <sup>NT</sup>	IR exp	Return jump to address in $exp$ ; set B00 to (P)+3.
010000nm <sup>D</sup>	JAZ exp	Jump to $exp$ if (A0) = 0.
011000nm <sup>D</sup>	JAN exp	Jump to $exp$ if (A0) $\neq$ 0.
012000nm <sup>D</sup>	JAP exp	Jump to $exp$ if (A0) $\geq$ 0.
013000nm <sup>D</sup>	JAM exp	Jump to $exp$ if (A0) < 0.
014000nm	JSZ exp	Jump to $exp$ if (S0) = 0.
015000nm	JSN exp	Jump to $exp$ if (S0) $\neq$ 0.
016000nm	JSP exp	Jump to $exp$ if (S0) $\geq$ 0.
017000nm	JSM exp	Jump to $exp$ if (S0) < 0.
020i00nm <sup>D</sup>	Ai exp	Transmit $nm$ to Ai bits 0 – 31; Ai bits 32 – 63 = 0.
020i20nm <sup>NT</sup>	Ai Ai:exp	Transmit $nm$ to Ai bits 0 – 31; Ai bits 32 – 63 unchanged.
020i40nm <sup>NT</sup>	Ai exp:Ai	Transmit $nm$ to Ai bits 32 – 63; Ai bits 0 – 31 unchanged.
021i00nm <sup>D</sup>	Ai exp	Transmit inverse ( $nm$ ) to Ai bits 0 – 31; Ai bits 32 – 63 = 1.
022ijk	Ai exp	Transmit $jk$ to Ai bits 0 – 5; Ai bits 6 – 63 = 0.
023ij0 <sup>D</sup>	Ai Sj	Transmit (Sj) to Ai.
023i01	Ai VL	Transmit (VL) to Ai.
023ij6 <sup>NM</sup>	Ai EA,j	Transmit exit address $j$ to Ai.
023ij7 <sup>NM</sup>	Ai EA,Aj	Transmit exit address (Aj) to Ai.
024ijk <sup>D</sup>	Ai Bjk	Transmit (Bjk) to Ai.
025ijk <sup>D</sup>	Bj Ai	Transmit (Ai) to Bj.
026ij0	Ai PSj	Transmit population count of (Sj) to Ai.
026ij1	Ai QSj	Transmit population count parity of (Sj) to Ai.
026ij2 <sup>ND</sup>	Ai PAj	Transmit population count of (Aj) to Ai.
026ij3 <sup>ND</sup>	Ai QAj	Transmit population count parity of (Aj) to Ai.
026ij4 <sup>D</sup>	Ai SB,Aj,+1	Transmit (SB(Aj)) to Ai; increment (SB(Aj)) by 1.
026ij5 <sup>D</sup>	Ai SBj,+1	Transmit (SBj) to Ai; increment (SBj) by 1.

Machine Instruction	CAL Syntax	Description
026ij6 <sup>D</sup>	Ai SB,Aj	Transmit (SB(Aj)) to Ai.
026ij7 <sup>D</sup>	Ai SBj	Transmit (SBj) to Ai.
027ij0	Ai ZSj	Transmit leading zero count of (Sj) to Ai.
027ij1 <sup>NT</sup>	Ai ZAj	Transmit leading zero count of (Aj) to Ai.
027ij2 <sup>NM</sup>	EAj Ai	Transmit (Ai) to exit address j.
027ij3 <sup>NM</sup>	EA,Aj Ai	Transmit (Ai) to exit address (Aj).
027ij6 <sup>D</sup>	SB,Aj Ai	Transmit (Ai) to SB(Aj).
027ij7 <sup>D</sup>	SBj Ai	Transmit (Ai) to SBj.
030ijk <sup>D</sup>	Ai Aj+Ak	Transmit integer sum of (Aj) and (Ak) to Ai.
031ijk <sup>D</sup>	Ai Aj-Ak	Transmit integer difference (Aj) and (Ak) to Ai.
032ijk <sup>D</sup>	Ai Aj*Ak	Address multiply.
033i00 <sup>DM</sup>	Ai CI	Transmit channel number of highest-priority interrupt request to Ai.
033ij0 (j ≠ 0) <sup>DM</sup>	Ai CA,Aj	Transmit current address of channel (Aj) to register Ai.
033ij1 (j ≠ 0) <sup>DM</sup>	Ai CE,Aj	Transmit status/error word of channel (Aj) to register Ai.
034ijk <sup>D</sup>	Bjk,Ai ,A0	Transmit (Ai) words from common memory starting at address (A0) to B registers starting at register jk.
035ijk <sup>D</sup>	,A0 Bjk,Ai	Transmit (Ai) words from B registers starting at register jk to memory starting at address (A0).
036ijk <sup>D</sup>	Tjk,Ai ,A0	Transmit (Ai) words from memory starting at address (A0) to T registers starting at register jk.
037ijk <sup>D</sup>	,A0 Tjk,Ai	Transmit (Ai) words from T registers starting at register jk to memory starting at address (A0).
040i00nm	Si exp	Transmit nm to Si bits – 31; Si bits 32 – 63 = 0.
040i20nm	Si Si:exp	Transmit nm to Si bits 0 – 31; Si bits 32 – 63 unchanged.
040i40nm	Si exp:Si	Transmit nm to Si bits 32 – 63; Si bits 0 – 31 unchanged.
041i00nm	Si exp	Transmit inverse (nm) to Si bits 0 – 31; Si bits 32 – 63 = 1.
042ijk	Si <exp	Form ones mask in Si exp bits from right; jk field gets 100 <sub>8</sub> – exp.
005400 042ijk <sup>NT</sup>	Ai <exp	Form ones mask in Ai exp bits from right; jk field gets 100 <sub>8</sub> – exp.
043ijk	Si >exp	Form ones mask in Si exp bits from left; jk field gets exp.
005400 043ijk <sup>NT</sup>	Ai >exp	Form ones mask in Ai exp bits from left; jk field gets exp.
044ijk	Si Sj&Sk	Transmit logical product of (Sj) and (Sk) to Si.

Machine Instruction	CAL Syntax	Description
005400 044ijk <sup>NT</sup>	Ai Aj&Ak	Transmit logical product of (Aj) and (Ak) to Ai.
045ijk	Si #Sk&Sj	Transmit logical product of (Sj) and one's complement of (Sk) to Si.
005400 045ijk <sup>NT</sup>	Ai #Ak&Aj	Transmit logical product of (Aj) and one's complement of (Ak) to Ai.
046ijk	Si Sj\Sk	Transmit logical difference of (Sj) and (Sk) to Si.
005400 046ijk <sup>NT</sup>	Ai Aj\Ak	Transmit logical difference of (Aj) and (Ak) to Ai.
047ijk	Si #Sj\Sk	Transmit logical equivalence of (Sj) and (Sk) to Si.
005400 047ijk <sup>NT</sup>	Ai #Aj\Ak	Transmit logical equivalence of (Aj) and (Ak) to Ai.
050ijk	Si Sj!Si&Sk	Merge (Si) and (Sj) to Si using (Sk) as mask.
005400 050ijk <sup>NT</sup>	Ai Aj!Ai&Ak	Merge Ai and Aj to Ai using (Ak) as mask.
051ijk	Si Sj!Sk	Transmit logical sum of (Sj) and (Sk) to Si.
005400 051ijk <sup>NT</sup>	Ai Aj!Ak	Transmit logical sum of (Aj) and (Ak) to Ai.
052ijk	S0 Si<exp	Shift (Si) left exp = jk places to S0.
005400 052ijk <sup>NT</sup>	A0 Ai<exp	Shift (Ai) left exp = jk places to A0.
053ijk	S0 Si>exp	Shift (Si) right exp = 100 <sub>8</sub> - jk places to S0.
005400 053ijk <sup>NT</sup>	A0 Ai>exp	Shift (Ai) right exp = 100 <sub>8</sub> - jk places to A0.
054ijk	Si Si<exp	Shift (Si) left exp = jk places to Si.
005400 054ijk <sup>NT</sup>	Ai Ai<exp	Shift (Ai) left exp = jk places to Ai.
055ijk	Si Si>exp	Shift (Si) right exp = 100 <sub>8</sub> - jk places to Si.
005400 055ijk <sup>NT</sup>	Ai Ai>exp	Shift (Ai) right exp = 100 <sub>8</sub> - jk places to Ai.
056ijk <sup>D</sup>	Si Si,Sj<Ak	Shift (Si) and (Sj) left (Ak) places to Si.
005400 056ijk <sup>NT</sup>	Ai Ai,Aj<Ak	Shift (Ai) and (Aj) left (Ak) places to Ai.
057ijk <sup>D</sup>	Si Sj,Si>Ak	Shift (Sj) and (Si) right (Ak) places to Si.
005400 057ijk <sup>NT</sup>	Ai Aj,Ai>Ak	Shift (Aj) and (Ai) right (Ak) places to Ai.
060ijk	Si Sj+Sj	Transmit integer sum of (Sj) and (Sk) to Si.
061ijk	Si Sj-Sk	Transmit integer difference of (Sj) and (Sk) to Si.
062ijk	Si Sj+FSk	Transmit floating-point sum of (Sj) and (Sk) to Si.
063ijk	Si Sj-FSk	Transmit floating-point difference of (Sj) and (Sk) to Si.
064ijk	Si Sj*FSk	Transmit floating-point product of (Sj) and (Sk) to Si.
065ijk	Si Sj*Hsk	Transmit half-precision rounded floating-point product of (Sj) and (Sk) to Si.
066ijk	Si Sj*RSk	Transmit rounded floating-point product of (Sj) and (Sk) to Si.
067ijk	Si Sj*ISk	Transmit 2 - (Sj) * (Sk) to Si (reciprocal iteration).
070ij0	Si /HSj	Transmit floating-point reciprocal approximation of (Sj) to Si.



Machine Instruction	CAL Syntax		Description
070 <i>ij</i> 1 <sup>N</sup>	<i>V<sub>i</sub></i>	CI, <i>S<sub>j</sub></i> &VM	Transmit compressed index of ( <i>S<sub>j</sub></i> ) controlled by (VM) to <i>V<sub>i</sub></i> .
070 <i>ij</i> 6 <sup>N</sup>	<i>S<sub>i</sub></i>	<i>S<sub>j</sub></i> *BT	Transmit bit-matrix product of ( <i>S<sub>j</sub></i> ) and ( <i>B<sup>T</sup></i> ) to <i>S<sub>i</sub></i> .
071 <i>i</i> 0 <i>k</i> <sup>D</sup>	<i>S<sub>i</sub></i>	<i>A<sub>k</sub></i>	Transmit ( <i>A<sub>k</sub></i> ) with no sign extension to <i>S<sub>i</sub></i> .
071 <i>i</i> 1 <i>k</i> <sup>D</sup>	<i>S<sub>i</sub></i>	+ <i>A<sub>k</sub></i>	Transmit ( <i>A<sub>k</sub></i> ) with sign extension to <i>S<sub>i</sub></i> .
071 <i>i</i> 2 <i>k</i> <sup>D</sup>	<i>S<sub>i</sub></i>	+F <i>A<sub>k</sub></i>	Transmit ( <i>A<sub>k</sub></i> ) as unnormalized floating-point number to <i>S<sub>i</sub></i> .
071 <i>i</i> 30	<i>S<sub>i</sub></i>	0.6	Transmit $0.75 \times 2^{48}$ as normalized floating-point constant to <i>S<sub>i</sub></i> .
071 <i>i</i> 40	<i>S<sub>i</sub></i>	0.4	Transmit $0.4_8$ as normalized floating-point constant to <i>S<sub>i</sub></i> .
071 <i>i</i> 50	<i>S<sub>i</sub></i>	1.0	Transmit 1.0 as normalized floating-point constant to <i>S<sub>i</sub></i> .
071 <i>i</i> 60	<i>S<sub>i</sub></i>	2.0	Transmit 2.0 as normalized floating-point constant to <i>S<sub>i</sub></i> .
071 <i>i</i> 70	<i>S<sub>i</sub></i>	4.0	Transmit 4.0 as normalized floating-point constant to <i>S<sub>i</sub></i> .
072 <i>i</i> 00	<i>S<sub>i</sub></i>	RT	Transmit real-time clock to <i>S<sub>i</sub></i> .
072 <i>i</i> 02 <sup>V</sup>	<i>S<sub>i</sub></i>	SM	Transmit semaphores to <i>S<sub>i</sub></i> .
072 <i>ij</i> 3	<i>S<sub>i</sub></i>	ST <sub><i>j</i></sub>	Transmit (ST <sub><i>j</i></sub> ) register to <i>S<sub>i</sub></i> .
072 <i>ij</i> 6 <sup>V</sup>	<i>S<sub>i</sub></i>	ST, <i>A<sub>j</sub></i>	Transmit ST( <i>A<sub>j</sub></i> ) to <i>S<sub>i</sub></i> .
073 <i>i</i> 00	<i>S<sub>i</sub></i>	VM0	Transmit (VM0) to <i>S<sub>i</sub></i> .
073 <i>i</i> 10	<i>S<sub>i</sub></i>	VM1	Transmit (VM1) to <i>S<sub>i</sub></i> .
073 <i>i</i> 20 <sup>NT</sup>	<i>A<sub>i</sub></i>	VM0	Transmit (VM0) to <i>A<sub>i</sub></i> .
073 <i>i</i> 30 <sup>NT</sup>	<i>A<sub>i</sub></i>	VM1	Transmit (VM1) to <i>A<sub>i</sub></i> .
073 <i>ij</i> 1 <sup>VM</sup>	<i>S<sub>i</sub></i>	SR <sub><i>j</i></sub>	Transmit (SR <sub><i>j</i></sub> ) to <i>S<sub>i</sub></i> (monitor mode only for $j = 2 - 7$ ).
073 <i>i</i> 02 <sup>V</sup>	SM	<i>S<sub>i</sub></i>	Transmit ( <i>S<sub>i</sub></i> ) to semaphores.
073 <i>ij</i> 3	ST <sub><i>j</i></sub>	<i>S<sub>i</sub></i>	Transmit ( <i>S<sub>i</sub></i> ) to ST <sub><i>j</i></sub> .
073 <i>i</i> 05	SR0	<i>S<sub>i</sub></i>	Transmit ( <i>S<sub>i</sub></i> ) bits 48 – 52 to SR0.
073 <i>i</i> 25 <sup>O</sup>	SR2	<i>S<sub>i</sub></i>	Advance performance monitor pointer.
073 <i>i</i> 75 <sup>VO</sup>	SR7	<i>S<sub>i</sub></i>	Transmit ( <i>S<sub>i</sub></i> ) to maintenance channel.
073 <i>ij</i> 6 <sup>V</sup>	ST, <i>A<sub>j</sub></i>	<i>S<sub>i</sub></i>	Transmit ( <i>S<sub>i</sub></i> ) to ST ( <i>A<sub>j</sub></i> ).
074 <i>ijk</i>	<i>S<sub>i</sub></i>	T <sub><i>j</i></sub> <i>k</i>	Transmit (T <sub><i>j</i></sub> <i>k</i> ) to <i>S<sub>i</sub></i> .
075 <i>ijk</i>	T <sub><i>j</i></sub> <i>k</i>	<i>S<sub>i</sub></i>	Transmit ( <i>S<sub>i</sub></i> ) to T <sub><i>j</i></sub> <i>k</i> .
076 <i>ijk</i>	<i>S<sub>i</sub></i>	<i>V<sub>j</sub></i> , <i>A<sub>k</sub></i>	Transmit ( <i>V<sub>j</sub></i> element ( <i>A<sub>k</sub></i> )) to <i>S<sub>i</sub></i> .
077 <i>ijk</i>	<i>V<sub>i</sub></i> , <i>A<sub>k</sub></i>	<i>S<sub>j</sub></i>	Transmit ( <i>S<sub>j</sub></i> ) to <i>V<sub>i</sub></i> element ( <i>A<sub>k</sub></i> ).
10 <i>hi</i> 00 <i>nm</i> <sup>D</sup>	<i>A<sub>i</sub></i>	<i>exp</i> , <i>A<sub>h</sub></i>	Load <i>A<sub>i</sub></i> from (( <i>A<sub>h</sub></i> ) + <i>exp</i> ).
10 <i>hi</i> 20 <i>nm</i> <sup>ND</sup>	<i>A<sub>i</sub></i>	<i>exp</i> , <i>A<sub>h</sub></i> ,BC	Load <i>A<sub>i</sub></i> from (( <i>A<sub>h</sub></i> ) + <i>exp</i> ) bypassing data cache and invalidating cache line.
10 <i>hi</i> 40 <i>pnm</i> <sup>NT</sup>	<i>A<sub>i</sub></i>	<i>exp</i> , <i>A<sub>h</sub></i>	Load <i>A<sub>i</sub></i> from (( <i>A<sub>h</sub></i> ) + <i>exp</i> ).

Machine Instruction	CAL Syntax	Description
10hi60pnm <sup>NT</sup>	$A_i \quad exp, Ah, BC$	Load $A_i$ from $((Ah) + exp)$ bypassing data cache and invalidating cache line.
11hi00nm <sup>D</sup>	$exp, Ah \quad A_i$	Store $(A_i)$ to $((Ah) + exp)$ .
11hi40pnm <sup>NT</sup>	$exp, Ah \quad A_i$	Store $(A_i)$ to $((Ah) + exp)$ .
12hi00nm	$S_i \quad exp, Ah$	Load $S_i$ from $((Ah) + exp)$ .
12hi20nm <sup>N</sup>	$S_i \quad exp, Ah, BC$	Load $S_i$ from $((Ah) + exp)$ bypassing data cache and invalidating cache line.
12hi40pnm <sup>NT</sup>	$S_i \quad exp, Ah$	Load $S_i$ from $((Ah) + exp)$ .
12hi60pnm <sup>NT</sup>	$S_i \quad exp, Ah, BC$	Load $S_i$ from $((Ah) + exp)$ bypassing data cache and invalidating cache line.
13hi00nm	$exp, Ah \quad S_i$	Store $(S_i)$ to $((Ah) + exp)$ .
13hi40pnm <sup>NT</sup>	$exp, Ah \quad S_i$	Store $(S_i)$ to $((Ah) + exp)$ .
140ijk	$V_i \quad S_j \& V_k$	Transmit logical products of $(S_j)$ and $(V_k)$ elements) to $V_i$ elements.
141ijk	$V_i \quad V_j \& V_k$	Transmit logical products of $(V_j)$ elements) and $(V_k)$ elements) to $V_i$ elements.
142ijk	$V_i \quad S_j \!  V_k$	Transmit logical sums of $(S_j)$ and $(V_k)$ elements) to $V_i$ elements.
143ijk	$V_i \quad V_j \!  V_k$	Transmit logical sums of $(V_j)$ elements) and $(V_k)$ elements) to $V_i$ elements.
144ijk	$V_i \quad S_j \!  V_k$	Transmit logical differences of $(S_j)$ and $(V_k)$ elements) to $V_i$ elements.
145ijk	$V_i \quad V_j \!  V_k$	Transmit logical differences of $(V_j)$ elements) and $(V_k)$ elements) to $V_i$ elements.
146ijk	$V_i \quad S_j \!  V_k \& VM$	Merge $(S_j)$ and $(V_k)$ elements) to $V_i$ elements using $(VM)$ as mask.
147ijk	$V_i \quad V_j \!  V_k \& VM$	Merge $(V_j)$ elements) and $(V_k)$ elements) to $V_i$ elements using $(VM)$ as mask.
150ijk <sup>D</sup>	$V_i \quad V_j < A_k$	Shift $(V_j)$ elements) left $(A_k)$ places to $V_i$ elements.
005400 150ij0	$V_i \quad V_j < V_0$	Shift $(V_j)$ elements) left $(V_0)$ elements) places to $V_i$ elements.
151ijk <sup>D</sup>	$V_i \quad V_j > A_k$	Shift $(V_j)$ elements) right $(A_k)$ places to $V_i$ elements.
005400 151ij0	$V_i \quad V_j > V_0$	Shift $(V_j)$ elements) right $(V_0)$ elements) places to $V_i$ elements.
152ijk	$V_i \quad V_j, V_j < A_k$	Double shift $(V_j)$ elements) left $(A_k)$ places to $V_i$ elements.
005400 152ijk	$V_i \quad V_j, A_k$	Transfer $(V_j)$ elements) starting at element $(A_k)$ to $V_i$ elements.
153ijk	$V_i \quad V_j, V_j > A_k$	Double shift $(V_j)$ elements) right $(A_k)$ places to $V_i$ elements.
005400 153ij0 <sup>NT</sup>	$V_i \quad V_j, [VM]$	Compress $V_j$ by $(VM)$ to $V_i$ .
005400 153ij1 <sup>NT</sup>	$V_i, [VM] \quad V_j$	Expand $V_j$ by $(VM)$ to $V_i$ .

Machine Instruction	CAL Syntax	Description
154ijk	$V_i \quad S_j+V_k$	Transmit integer sums of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
155ijk	$V_i \quad V_j+V_k$	Transmit integer sums of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements.
156ijk	$V_i \quad S_j-V_k$	Transmit integer differences of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
157ijk	$V_i \quad V_j-V_k$	Transmit integer differences of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements.
160ijk	$V_i \quad S_j*FV_k$	Transmit floating-point products of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
161ijk	$V_i \quad V_j*FV_k$	Transmit floating-point products of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements.
162ijk	$V_i \quad S_j*HV_k$	Transmit half-precision rounded floating-point products of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
163ijk	$V_i \quad V_j*HV_k$	Transmit half-precision rounded floating-point products of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements.
164ijk	$V_i \quad S_j*RV_k$	Transmit rounded floating-point products of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
165ijk	$V_i \quad V_j*RV_k$	Transmit rounded floating-point products of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements.
166ijk <sup>D</sup>	$V_i \quad S_j*V_k$	Transmit integer products of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
167ijk	$V_i \quad V_j*V_k$	Transmit 2 – the integer products of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements (reciprocal iteration).
170ijk	$V_i \quad S_j+FV_k$	Transmit floating-point sums of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
171ijk	$V_i \quad V_j+FV_k$	Transmit floating-point sums of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements.
172ijk	$V_i \quad S_j-FV_k$	Transmit floating-point differences of ( $S_j$ ) and ( $V_k$ elements) to $V_i$ elements.
173ijk	$V_i \quad V_j-FV_k$	Transmit floating-point differences of ( $V_j$ elements) and ( $V_k$ elements) to $V_i$ elements.
174ij0	$V_i \quad /HV_j$	Transmit floating-point reciprocal approximation of ( $V_j$ elements) to $V_i$ elements.
174ij1	$V_i \quad PV_j$	Transmit population count of ( $V_j$ elements) to $V_i$ elements.
174ij2	$V_i \quad QV_j$	Transmit population count parity of ( $V_j$ elements) to $V_i$ elements.
174ij3	$V_i \quad ZV_j$	Transmit leading zero count of ( $V_j$ elements) to $V_i$ elements.
1740j4	BMM $LV_j$	Transmit $V_j$ elements 0 – 63 to B matrix.
1740j5 <sup>N</sup>	BMM $UV_j$	Transmit $V_j$ elements 64 – 127 to B matrix.

Machine Instruction	CAL Syntax	Description
174ij6	$V_i \quad V_j^*BT$	Transmit bit-matrix product of ( $V_j$ ) and ( $B^T$ ) to $V_i$ .
1750j0	VM $V_j,Z$	Set VM bit if ( $V_j$ element) = 0.
1750j1	VM $V_j,N$	Set VM bit if ( $V_j$ element) $\neq$ 0.
1750j2	VM $V_j,P$	Set VM bit if ( $V_j$ element) $\geq$ 0.
1750j3	VM $V_j,M$	Set VM bit if ( $V_j$ element) $<$ 0.
175ij4	$V_i,VM \quad V_j,Z$	Set VM bit if ( $V_j$ element) = 0 and store compressed indices of $V_j$ elements = 0 in $V_i$ .
175ij5	$V_i,VM \quad V_j,N$	Set VM bit if ( $V_j$ element) $\neq$ 0 and store compressed indices of $V_j$ elements $\neq$ 0 in $V_i$ .
175ij6	$V_i,VM \quad V_j,P$	Set VM bit if ( $V_j$ element) $\geq$ 0 and store compressed indices of $V_j$ elements $\geq$ 0 in $V_i$ .
175ij7	$V_i,VM \quad V_j,M$	Set VM bit if ( $V_j$ element) $<$ 0 and store compressed indices of $V_j$ elements $<$ 0 in $V_i$ .
176i0k	$V_i \quad ,A0,Ak$	Load $V_i$ from memory starting at address ( $A0$ ) and incrementing by ( $Ak$ ).
176i1k	$V_i \quad ,A0,Vk$	Load $V_i$ from memory using addresses ( $A0$ ) + ( $Vk$ ).
005400 176ijk <sup>NT</sup>	$V_i:V_j \quad ,A0:Ak,Vk$	Load $V_i$ from memory using addresses ( $A0$ ) + ( $Vk$ ) and load $V_j$ from memory using addresses ( $Ak$ ) + ( $Vk$ ).
1770jk	$,A0,Ak \quad V_j$	Store ( $V_j$ ) to memory starting at address ( $A0$ ) and increment by ( $Ak$ ).
1771jk	$,A0,Vk \quad V_j$	Store ( $V_j$ ) to memory using addresses ( $A0$ ) + ( $Vk$ ).