BOUNDARY SCAN MODULE (BS02)

Overview

Introduction There is one boundary scan (BS) module in each CRAY T94 and CRAY T916 system, and there are two BS modules in a CRAY T932 system.

In a CRAY T932 system, each BS module is located in one half of the system's physical boundary and connects only to the components within that half of the system. Therefore, each BS module supports only one-half of the system, or up to 44 system modules.

Functions

The BS module performs the following functions:

- Serves as an interface for all boundary scan operations
- Serves as the system interface for continuity-line information and control between the continuity-line sensors and the monitoring system

In This Document This document contains the following information:

Торіс	Page
Overview: The Boundary Scan Operation	2
Overview: Continuity-line Sensing	4
BS Module Component Layout	6
Logical Connections: How the BS Module Works	11
Serial Mode: Boundary Scan, Continuity Line, and SMC Functions	18
Block Diagram: How Boundary Scan Works	21
Block Diagram: How Continuity-line Sensing Works	26

Overview: The Boundary Scan Operation

Boundary Scan Testing Overview	Integrated circuits in the CRAY T90 series mainframes have the capability to drive test data from their output pins and capture data on their input pins. Because this logic is associated with the option boundary (or periphery) and because the data can be scanned into and out of the system, this capability is known as boundary scan. Boundary scan allows testing of any interconnection in the machine (between boundary scan output and input cells) for proper connection. Boundary scan has the capability to detect shorts between option interconnections, to detect shorts between interconnections and power/ground grids, or to detect open foils in the interconnections. The interconnections connected directly to the memory stacks and the I/O channels cannot be tested with boundary scan. These interconnections cannot be tested because there are no boundary scan capabilities built into the memory shine on the I/O channels.
	Boundary scan also has a module and an option identification function that identifies the module and option type. For more information on how this feature works, refer to "Module Identification" on page 23 and "Option Identification" on page 25 of this document.
	The boundary scan system test enables the boundary scan operation. This test includes the bscan, breport, bsb, and runbscan programs. Refer to the <i>Boundary Scan System Test</i> document, publication number HDM-117-0, for more information about these programs. Boundary scan takes between 2 minutes (in a CRAY T94 system) to 10 minutes (in a CRAY T932 system) to run. Run boundary scan to verify the integrity of the system after a failure that causes the operating system to fail, or after you complete a repair procedure. Boundary scan requires control of the system; therefore, you cannot run a boundary scan test simultaneously with the operating system. CRAY T932 systems can be degraded, allowing you to run boundary scan tests on one half of the system while the operating system is running on the other half of the system.
The Boundary Scan Register	Each option in CRAY T90 series mainframes contains a chain of shift-register-based cells around the periphery of the option. These cells are the boundary scan register (BSR). There is one BSR location (or bit) for each input/output pad on the option. In addition, there are 16 additional bits used to store an option identification number.
	Figure 1 shows an example of how boundary scan data is shifted through the BSRs on each option.



x, y, z = Fixed logic levels for the identification (ID) register. Nets are foils that run between options.

Figure 1. Boundary Scan Operation

In normal system operation, data passes between option pins and logic as if the BSR were not there. When boundary scan is run, test data is shifted along the BSR shift register path, which includes each option on a module and all the interconnections between the options. Each option has a connection or pin for test data in (TDI) and test data out (TDO). Test data is shifted through the BSR path from TDI to TDO on each option by two control signals: Test Clock (TCLK) and Test Mode (TM).

TCLK and TM Control Signals The TCLK signal is a pulse that causes data to be latched in the BSR. The TM signal determines the operating mode of the BSR. When TM is 0, the BSR is in serial mode. Each pulse of TCLK advances the data one position in the boundary scan chain. When TM is 1, the BSR is in parallel mode, and boundary scan data is placed on the output pins. A TCLK pulse latches the data on the input pins.

Boundary Scan Table 1 describes the boundary scan sequence. **Test Sequence**

Table 1. Boundary Scan Test Sequence

Stage	TM Value	Description
1	0	BSR is loaded with test data using multiple TCLK pulses.
2	1	Parallel data is sent across the nets with a single TCLK pulse.
3	0	Serial data is read from the BSR using multiple TCLK pulses.

Overview: Continuity-line Sensing

Continuity Line Every module in a CRAY T90 series system has a long, continuous metal line that runs near all of the options on the module. This metal line is called the continuity line (or is sometimes referred to as the C-line or burnline). The continuity line connects to the maintenance connector on each module. If an area of a module overheats, a segment of the continuity line opens and the BS module sends error information to the control system.

Continuity-line Sense Signal

The continuity-line sense signal is a 1-MHz square wave (refer to Figure 2). A square wave is used instead of a ground reference so that if the continuity wire shorts to ground, the short can be detected.



Figure 2. Continuity-line Sense Wave

The continuity-line sense signal is continuously sent through the continuity lines on each module and is sampled by the BS options three times near the end of every half period (512 KHz). A *vote* is taken from the three samples and the majority vote is used as the sensed value. This voting system removes glitches and prevents noise from causing an unnecessary shutdown of the system.

Continuity-line Errors If the BS module fails to receive a toggle of the continuity-line sense signal every half period, the BS module notifies the control system that a continuity-line error occurred. When the control system receives the signal indicating a continuity-line failure, it starts a countdown timer. If the error indication goes away before the timer times out, the timer is reset and nothing happens. If the timer times out, the system performs a shutdown sequence. In CRAY T932 systems, only the physical half of the system receiving the continuity-line error shuts down.

Mask BitsControl registers in the BS options enable and disable continuity-line
sensing. These registers function as mask bits. There are 49 mask bits in
the BS module: 1 bit for each BS option port that enables/disables
continuity-line sensing on the system modules and 1 bit to enable/disable
continuity-line sensing on the BS module.

In MME environment 0 (compose mode) you can enable and disable these mask bits. MME refers to these mask bits as burn mask bits. Refer to the *MME User Guide*, publication number HDM-102-0, for information on how to enable/disable system modules from continuity-line sensing.

Module Map

Figure 3 shows a BS02 module map. The clock receiver, clock testpoint (clock TP), and termination resistor modules are common with all mainframe modules. The connectors are physically located on the opposite side of the PC board from the module options. Figure 4 shows the BS02 module and provides the physical layout of the connectors.



Figure 3. Boundary Scan Module Map



.

BS Module Connectors

Table 2 lists the boundary scan module connectors.

Connector Name	Connector Quantity	Connector Function
ZK	12	60-pin module interface connectors associated with the 12 BS option ports. Each BS option sends data or test signals to three ZK connectors. Each ZK connector can pass data to four different system modules.
ZL01	1	Input connector for the boundary scan channel from the support system.
ZL02	1	Not used.
ZM01	1	Output connector for the boundary scan channel to the support system.
ZM02	1	Not used.
ZN01	1	Connector to the control system for continuity-line sensing information.
ZP01	1	Maintenance connector. The source for boundary scan test signals to the MZ option for running the boundary scan test on the BS module (from a tester only). In a CRAY T90 series system, this connector is biased off.

Table 2. Boundary Scan Module Connectors

BS Module Options Table 3 lists the BS module options and describes their functions. The four BS options are assigned a 2-bit hard-wired identification number or Array ID (11, 10, 01, 00). The MZ and TZ options are common to all modules.

Table 3. Boundary Scan Module Options

Option Name	Option Quantity	Option Description
BS †	4	Each BS option receives 4 data bits, 1 parity bit and one of four control signals (ready, resume, disconnect, or master clear) for the boundary scan test feature. Each BS option drives 12 ports for boundary scan testing and continuity-line sensing. BS000 generates a 1-MHz square wave for continuity-line sensing.
MZ	1	A fanout and relay option for boundary scan and continuity-line test signals for testing the BS module. The MZ option is the first option on system modules to receive boundary scan test information from the BS options.
TZ	1	System Clock. The TZ option generates module identification information that is sent back to the BS options with the boundary scan test data.

† In the Boolean, BS options BS000, BS001, BS002, and BS003 are referred to as Array NOE, Array UNE, Array DUE, and Array TRE, respectively.

BS Option Ports Each BS option has 12 logical ports for a total of 48 ports on each BS module. These ports are assigned by the nibble (4 bits) within each 16-bit parcel of the Array ID. Table 4 shows the port assignments for each BS option.

	Boolean		Port Assignment (Nibble) †			
Option Name	(Array ID)	Parcel 0	Parcel 1	Parcel 2	Parcel 3	
BS003	11	Not Used	47 - 44	31 – 28	15 – 12	
BS002	10	Not Used	43 - 40	27 – 24	11 – 8	
BS001	01	Not Used	39 - 36	23 – 20	7-4	
BS000	00	Not Used	35 – 32	19 – 16	3 – 0	

Table 4. BS Option Port Assignments

† A nibble is equal to 4 bits.

The BS option ports route boundary scan or continuity-line data to the boundary scan/continuity-line port on each system module through 1 of 12 ZK connectors. Each ZK connector can direct the data to 4 different system modules that have the same function and that are near each other. Because there is only a maximum of 43 system modules (not including the BS module) in each physical boundary of a CRAY T90 series system, not all of the ZK connectors are needed to direct the data. Therefore, spare ZK connectors exist on the BS module that can be used as backup connectors if the primary connector is defective.

Table 5 through Table 7 show the port maps for the CRAY T90 series systems. The port maps show which ZK connector is associated with each BS option port and the chassis location to which the BS option directs data. The spare destination in the table indicates which ZK connector to use if the primary connector is defective.

Table 5. CRAY T94 Chassis Boundary Scan Module Port Map

Port Numbers	ZK Connector Number	Connector Location	BS Option Source	Chassis Location
36 - 39	9	GB	01	B1, B2, B3, B4
20 – 23	5	EB	01	C5, C4, C3, C2
5	1	СВ	01	A1
4	1	СВ	01	C1

	7K Connector		BS Option	Chassis Location	
Port Numbers	Number	Connector Location	Source	Stack	Number
44 – 47	11	HB	03	н	1-4
40 - 43	10	HC	02	L	1-4
36 – 39	9	GB	01	Н	5-8
32 – 35	8	GC	00	L	5-8
28 – 31	7	FB	03	G5, E, I	
24 – 27	6	FC	02	Spare	
20 – 23	5	EB	01	G	1-4
16 – 19	4	EC	00	К	1-4
12 – 15	3	DB	03	F	1-4
8 – 11	2	DC	02	J	1-4
4-7	1	СВ	01	F	5-8
0-3	0	CC	00	J	5-8

Table 6. CRAY T916 and CRAY T932 (Quadrants 0 and 1) BS Module Port Map

Table 7. CRAY T932 (Quadrants 2 and 3) BS Module Port Map

	ZK Connector		BS Option	Chassis Location	
Port Numbers	Number	Connector Location	Source	Stack	Number
44 – 47	11	HB	03	Р	1 – 4
40 – 43	10	HC	02	D	1 – 4
36 – 39	9	GB	01	Р	5-8
32 – 35	8	GC	00	D	5-8
28 – 31	7	FB	03	G5, A, M	
24 – 27	6	FC	02	Spare	
20 – 23	5	EB	01	0	1-4
16 – 19	4	EC	00	С	1 – 4
12 – 15	3	DB	03	N	1-4
8 – 11	2	DC	02	В	1-4
4-7	1	СВ	01	N	5-8
0-3	0	CC	00	В	5-8

Logical Connections: How the BS Module Works

Introduction

Figure 5 shows the logical connections between the BS module and the mainframe. The BS module has two maintenance ports: the passon port and the serial interface port. The passon port is not used. The serial interface port is a bit serial interface that provides direct maintenance control within the BS module. The serial interface port directs data and control information to the serial maintenance channel (SMC), to the boundary scan/continuity-line maintenance port on each system module, or between the continuity-line wires on each system module and the monitoring system. The SMC is used only in a manufacturing environment when modules are being tested.

The serial interface port also ensures that no more data arrives after a source disconnect signal has been sent. If data does arrive, then lost data flags are set in the status word.



Figure 5. BS Module Logical Connections

Mode of Operation: Serial or Passon The BS module has two modes of operation: serial mode and passon mode. In serial mode, the BS module routes data to the serial interface port for boundary scan and continuity-line operations. Passon mode is not used.

The BS module determines the mode of operation by examining the contents of the first data parcel following a source disconnect signal. If the upper 10 bits of this parcel are all 1's, the BS module interprets the word as a module function word. The first parcel of the module function word (module function parcel) determines whether the BS module operates in serial mode or passon mode and then directs the data to the appropriate maintenance interface port. If data is directed to the passon port (which is not used), unpredictable results will occur.

If the upper 10 bits are not all 1's, the module continues to send data to the previously selected maintenance interface port determined by the state of the control register bit. The BS module continues to operate in either serial or passon mode until it receives a new module function word from the control channel. Figure 6 summarizes how the BS module determines operation mode. The table defines the numbered phases within the figure.



Phase	What Happens
1	A source disconnect signal indicates the end of an operation and defines the next word as the first word of a new transfer.
2	The state of the parcel is determined.
3	Initializes the BS module and forces the module into a known state if the function is for the BS module.
4	Determines the mode of operation (serial or passon mode) and routes data to the appropriate maintenance interface port.

Figure 6. How the BS Module Determines the Mode of Operation

Module Function Word

When bits 54 through 63 of the first parcel of the word following a source disconnect signal are all 1's (for example, 177700 000000 000000 000000), the BS module interprets the word as a module function. A module function word determines the BS module mode of operation. Figure 7 shows the contents of a module function word.



Figure 7. Module Function Word

Parcel 0:Parcel 0 defines a module function and contains the switch pattern, softModulemaster clear, reset read status clear error, enter serial mode, and internalFunctionloop bits. Figure 8 shows the module function parcel and the bits within.



Figure 8. Module Function Parcel

The switch pattern field (bits 54 through 63) determines whether the remainder of the word is a module function. When this field is all 1's, the remaining word is a module function. When this field is not all 1's, the data is sent unchanged to one of the two maintenance ports.

The soft master clear and reset bits (bit 52 and bit 51) enable the BS module to be initialized with either a soft master clear function or a reset function. If either bit is set, the corresponding function is completed as soon as the parcel is detected. All operations in process at the time the signal is received are aborted and reset. When either bit is set and received, a return disconnect signal is sent to the return channel to place the module and the return channel into a known state. In addition to

initializing the BS module, a soft master clear function also turns off the local sanity code generator, clears any entry in the error logger, and disables the SMC by ignoring SMC and error logger inputs.

When the read status clear error bit (bit 50) is set, the BS module performs a read status function and a clear error status function. A read status function returns 4 parcels of the module status word from the BS module. Table 8 shows the module status word. A clear error status function clears the error status accumulated across all operations in the system.

NOTE: The return channel and source channel are paths defined by the structure of the sanity tree. When a signal is sent to the return channel, the signal follows the sanity tree path to its source location.

The enter serial mode bit (bit 49) determines the operation mode of the BS module. If this bit is set, the module operates in serial mode and can perform boundary scan, continuity-line sensing, and SMC functions. If this bit is not set, the BS module operates in passon mode and unpredictable results occur.

If the internal loop bit (bit 48) is set, no more functions are performed, and all parcels of data (including parcels from the module function word) are looped back to the return channel.

NOTE: The only way to exit from the internal loop mode is to send a soft master clear signal or a reset signal to the BS module.

Table 8. Module Status Word

Bits	Name	Definition
63 – 48	Read Function	Module function or channel function doing the read status.
47 – 32	DS_IMAGE	Diagnostic states from the last module function word. A soft master clear or a reset signal does not affect the DS image field.
31	Error Status	CS_nibblePE for nibble THREE
30	ERROR STATUS	CS_SeqERR (CS_rdy overflow)
29	ERROR STATUS	Zero
28	ERROR STATUS	Zero
27	ERROR STATUS	CS_nibblePE for nibble TWO
26	ERROR STATUS	LostData on Serial Out
25	ERROR STATUS	LostData on Serial In
24	ERROR STATUS	CS_IncompleteWord ERROR
23	ERROR STATUS	CS_nibblePE for nibble One
22	ERROR STATUS	Zero
21	ERROR STATUS	CR_SeqERR (CR_rsm underflow)
20	ERROR STATUS	PORT_REQUEST_ERROR (PORTdata and notREQUEST_OUTPUT)
19	ERROR STATUS	CS_nibblePE for nibble ZERO
18	ERROR STATUS	Zero
17	ERROR STATUS	Zero
16	ERROR STATUS	Any ERROR
15	SERIAL STATUS	Logger Input Reg Full
14	SERIAL STATUS	Logger On
13	SERIAL STATUS	Primary Input Sanity Valid
12	SERIAL STATUS	Primary Output Sanity On
11	SERIAL STATUS	SMC_ENABLE On
10	SERIAL STATUS	Zero
09	SERIAL STATUS	Secondary Input Sanity Valid
08	SERIAL STATUS	Secondary Output Sanity On
07 – 00	SEQUENCE NUMBER	From the last module function word

Parcel 1: Diagnostics States

Parcel 1 of the module function word contains the diagnostic states field (bits 32 through bits 47). When the BS module is in serial mode, these bits are stored in the diagnostic states register on the BS module. Once the fourth parcel of data from the module function word (sequence number field) is received and the function is executed, the diagnostic

states register and the DS image register are loaded with these bits. When set, these bits force error conditions that set the error status bits in the module status word. Table 9 summarizes the diagnostic states bits and what they can test when they are set. Bits 38, 40, 44, and 45 are not used.

Bits	Description
47, 43, 39, 35	Toggle the incoming parity bit for the respective nibble.
46	Force a source channel sequence error for each channel source ready signal received.
42, 41	Force the data mode prepend to route codes 34, 35, or 36 to cause lost data when the SMC channel is looped back on itself.
37	Force a return channel sequence error for each channel return resume signal received.
36	Force TM = TDO on all selected ports. This allows TM to be tested with a special cable that loops the port signals back on themselves.
32	Toggle all return channel parity bits.

Table 9. Diagnostic States Bits

The diagnostic states bits remain active until a soft master clear signal or a reset signal is received or until a new module function command is executed. A soft master clear or reset signal will not clear the DS image field in the module status word.

Parcel 3: Sequence Number Bits 0 through 7 in parcel 3 are the sequence number field and are used by the programmer to tag a specific function. Bits 8 through 15 of this parcel are not used.

Serial Mode: Boundary Scan, Continuity Line, and SMC Functions

Overview	When bit 49 (enter serial mode) of a module function word is set, the BS module operates in serial mode; that is, data entering or leaving the BS module is directed to the serial interface port.
	In serial mode, the BS module performs one of the following functions:
	• Performs a channel function that is used to control continuity lines and boundary scan operations
	• Performs a port function that selects input and output ports for boundary scan operations
	• Performs a loop controller function that selects sanity code and error logger control functions
	• Sends data to the SMC
Route Code	Each word following a module function word has a route code in parcel 0

Each word following a module function word has a route code in parcel 0 (bits 48 to 63). The route code defines the destination or function of each word. The route code is defined as 5 bits starting with the first nonzero bit in the word. Figure 9 shows how the route code is defined.



Figure 9. Route Code Definition

Table 10 lists the route codes and the destination of the word on the BS module. When a route code is received (unless if it is 37), it is stored in the route code register. If the BS module receives a route code of 37, the module continues to send data to the location indicated by the route code previously stored in the route code register.

Route Code (Octal)	BS Module Destination
20 – 27	Data is sent to and from the Serial Maintenance Channel (SMC) used only for module test.
30	Loop controller function for selecting sanity code and error logger control functions on the BS module.
31 – 32	Undefined.
33	Channel function (route code must be in bits 63 – 59) that enables/disables the continuity-line transmitters, loads the burn mask register, and enables/disables detection of continuity-line errors to the monitoring system.
34 – 36	Undefined.
37	Continuation/data mode/port function (route code must be in bits 63 – 59). With any function, a route code of 37 will continue sending data to the location indicated by the contents of the route code register. A port function enables/disables the boundary scan operations by activating TM and TCLK signals and directing data to specific system module ports. Data mode sends data to the SMC until a source disconnect signal is received.

Table 10.	Route	Codes
-----------	-------	-------

Example: Flow of Serial Mode Operation

Figure 10 shows the flow of data through the BS module when a boundary scan operation command is initiated. The first word following the module function word (that selects serial mode) is a channel function word with a route code of 33. The route code is placed in the route code register, and the BS module enters the boundary scan port operation.

The word following the channel function word is a port function word with a route code of 37. A port function word enables boundary scan operations and generates the TM and TCLK control signals. A route code of 37 puts the BS module in continuation mode, which enables the BS module to continue the operation defined by the contents of the route code register. Therefore, the boundary scan operation continues until the BS module receives a source disconnect signal.





Transfer of Word 3 and Test Data



Figure 10. Boundary Scan Test Data Flow with BS Module Operating in Serial Mode

Block Diagram: How Boundary Scan Works

Channel Interface	When the boundary scan test is initiated, the maintenance workstation (MWS) sends control signals and data patterns through the LOSP boundary scan channel (via the ZL connector) to the BS module. This channel interface handles 16 data bits, 4 parity bits, and 3 control signals (Ready, Resume , and Disconnect) in parallel. Communication through the interface uses 64-bit words consisting of four 16-bit parcels. Refer to Figure 13.
BS Option Functions	Each BS option receives 4 data bits, 1 parity bit, and a control signal from the LOSP channel. Common connections between the four BS options distribute this data and control information to all BS options to ensure that they perform operations in sequence.
	When the BS options receive boundary scan data and control information, they perform the following three functions:
	• Disassemble the parallel data (64-bit words in four 16-bit parcels) coming from the LOSP channel into serial data (test data out).
	• Generate the TCLK Test Clock signal
	• Generate the Test Mode (TM) signal
	Each BS option then sends the Test Data Out, Test Mode, and TCLK Test Clock Out signals through its 12 ports out to 3 ZK connectors. Each ZK connector directs the boundary scan test signals to 4 different modules; therefore, boundary scan test information can be sent to 48 different modules (12 connectors \times 4 modules).
	The test results are assembled into 64-bit words and transmitted as 4 parcels on the control channel output. Because of the serial nature of boundary scan, a word is returned on the channel for each word accepted. Data streams must be adjusted so that they end on 64-bit boundaries.

- - -

Boundary Scan Operation on System Modules

Boundary scan data and control signals enter the MZ option on the CP, CM, SR, or IO modules through one of the connectors listed in Table 11. The data and control signals enter the MZ option as **TDI**, **TDO**, **TM**, and **TCLK**. Refer to Figure 11.

NOTE: The boundary scan signals named in the BS option Boolean are Test Data Out, Test Data In, Test Mode, TCLK Test Clock Out, and RKLK Klock Return In. These signals going into the MZ option and all other system options are called TDO, TDI, TM, and TCLK or RCLK.



Figure 11. Boundary Scan Test Operation on System Modules

The MZ option fans out the **TM** and **TCLK** signals to all options on the module and sends **Test Data In** to one option to begin a daisy chain of the test data through all the circuitry on that module. The TZ option on each module is the last option to receive test data and the first option to return its boundary scan test data to the MZ option. The TZ option test data includes module identification information. Data leaves the module through the connectors listed in Table 11.

Module Type	Connector
СР	ZR
СМ	ZE
SR	ZR
NW	ZE
10	ZR
BS †	ZP

Table 11. Connector Input for Boundary Scan Test Signals

† Testing the options and interconnections of a BS module is done only in Systems Test and Checkout (STCO). Test signals are generated on the tester.

Return Path of Boundary Scan Test Data on BS Module

The **Test Data In** and the **RKLK Klock Return In** signals pass through the ZK connectors to the BS options. The BS options reassemble the serial data into parallel data and send the data to the LOSP channel via a ZM connector. Each BS option sends 4 data bits, 1 parity bit, and a control signal back to the LOSP channel.

Module Identification

Each TZ option has 23 input pins that encode module identification information. The module identification information is divided into two fields: the module type and the module serial number.

The module type field is a 10-bit field consisting of two 5-bit subfields: A and B. The A subfield contains the first letter of the module type. An A is encoded as 00001, a B is encoded as 00010, and so on up through Z, which is encoded as 11010. The B subfield contains the second letter of the module type and is encoded the same way as the A subfield. The module type is hard-wired into each module using forced 0's and forced 1's.

The module serial number field is a 13-bit field consisting of a binary number ranging from 0 through 8191. During the manufacturing process, the serial number input pins are connected to forced 0's, setting the serial number to 0. The serial number is set to the desired number by cutting some of the input pin interconnects. Each open pin *floats* to a logical 1.

Table 12 shows the module identification bits, their input pins on the TZ option, and their location in the boundary scan chain. Scan location 0 in the TZ option is the first bit read out of the boundary scan chain. Location 315 is the last bit of the chain to be read. The last column of the table is an example showing the value of each bit for BS module serial number 5.

Field	Subfield	Bit	Pin	Scan Position	Value for BS Module S/N 5
Module Type	A (1st Letter)	A0	327	48	0
		A1	332	44	1
		A2	335	41	0
		A3	342	36	0
		A4	346	32	0
	B (2nd Letter)	B0	10	307	1
	:	B1	11	306	1
		B2	140	203	0
		B3	143	200	0
		B4	150	196	1
Serial Number		S0	37	287	1
		S1	47	279	0
		S2	62	269	1
		S3	138	205	0
		S4	153	192	0
		S5	209	142	0
		S6	229	129	0
		S7	239	121	0
		S8	249	114	0
		S9	259	106	о
		S10	330	45	0
		S11	340	37	0
	ł	S12	345	33	0

Table 12. Module Identification Bits

Option Identification

The option identification (chip ID) is a 16-bit number that identifies the option type. When this 16-bit number is expressed as a decimal, the least significant (decimal) digit can have up to ten different chip IDs for logically equivalent parts. For example, the least significant digit of the chip ID can vary from 0 to 9 with no logic changes to the option.

Block Diagram: How Continuity-line Sensing Works

Continuity-line Sense Signal Generation

Figure 14 is a block diagram of continuity-line sensing. Each BS option generates the square wave continuity-line signal and sends it through the 12 BS option ports to the system modules that it supports (refer to the port maps in Table 5, Table 6, and Table 7). This continuity-line signal leaves the BS options as the **Burn Line Source** signal and returns to the BS options as the **Burn Line Return** signal. If there are no continuity-line errors, the **Burn Line Return** signal is identical to the **Burn Line Source** signal. However, if a continuity-line error occurs, the continuity-line signal looks like the signal in the wave shown in the lower half of Figure 12.

NOTE: The continuity line is also referred to as a burnline or a C-line. Signal names in Figure 14 and the supporting text are consistent with the Boolean comments for the BS module options.

Burn Line Source Signal and Burn Line Return Signal with no Continuity-line Errors

Burn Line Return Signal with Continuity-line Error

Figure 12. Continuity-line Sense Wave with a Continuity-line Error

Continuity-line Error Summation

Continuity-line information from all of the system modules is ORed and sent to the control system. Option BS001 generates the **Burnerr Sum to Next Chip** signal for the local continuity line or BS module continuity line. This signal goes to option BS000 where it is ORed with the sum of the 12 **Burn Line Return** signals for option BS000. The sum of these 13 signals goes to option BS001 and is ORed with the sum of the 12 **Burn Line Return** signals for option BS001 (25). This summation continues for option BS003 (37) and option BS002 (49). The final sum of all of the **Burn Line Return** signals ORed is sent to the control system from two different BS options. BS002 sends one **Burnerr to WACS** signal to the control system, and BS000 sends a copy of the **Burnerr to WACS** signal to the control system. Two **Burnerr to WACS** signals are sent for redundancy.

If a continuity-line error occurs in any of the system modules, the final sum that is equal to 1 will be sent to the control system. In CRAY T94 and CRAY T916 systems, the control system shuts down the entire system when a continuity-line error occurs. In CRAY T932 systems, the control system shuts down only the physical half of the machine in which the burn was detected.

Figure 13. Boundary Scan Module Block Diagram

NOTE: The signal names are consistent with the Boolean comments.

Figure 14. Continuity-line Sensing Functional Diagram

Title: Boundary Scan Module (BS02) (CRAY T90[™] Series)

Number: HTM-005-A

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this document?

Troubleshooting	Tutorial or introduction
Reference information	Classroom use
Other - please explain	

Using a scale from 1 (poor) to 10 (excellent), please rate this document on the following criteria and explain your ratings:

Organization		- <u> </u>
Readability		
Physical qualities (binding, pr	inting, page layout)	······
Amount of diagrams and phote	OS	
Quality of diagrams and photo)S	
Completeness (Check one and explain	n your answer)	
Too much information	Too little information	Correct amount

You may write additional comments in the space below and mail them to the address on the back of this form, or fax them to us at 715-726-4353. You may also E-mail your comments to us at *hpt@cray.com*. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

NAME	
JOB TITLE	
E-MAIL ADDRESS	
SITE/LOCATION	
TELEPHONE	
DATE	

[or attach your business card]

Figure 99. Status Registers

Status register 0 (SR0) shows the status of several bits in the active exchange package.

Bits	Name	Description
63	CLN≠0	Cluster number not equal to zero
57	BML	Bit matrix loaded
52	IBP †	Interrupt on breakpoint
51	FPS [†]	Floating-point status
50	IFP [†]	Interrupt on floating-point error
49	IOR [†]	Interrupt on operand range error
48	BDM †	Bidirectional memory
47	PMBY	Performance monitor busy
40 through 43	PN	Processor number
32 through 39	CLN	Cluster number

Table 36.	Status	Register	(SR0)
-----------	--------	----------	-------

† Designates that this was written by a 073/05 instruction. All other bits of SR0 are read-only.

Status register 1 (SR1) is not defined.

Status register 2 (SR2) bits 0 through 47 are bits of the performance monitor counters 0 through 17.

Status register 3 (SR3) bits 0 through 47 are bits of the performance monitor counters 20 through 37.

Status register 4 (SR4) bits are shown in Table 37. SR4 contains the correctable and uncorrectable memory error flags, port bits, and read mode bits. The error information stored in SR4 is latched into the register and held until the register is read. Once SR4 is read, the register is cleared, and new error data can be stored in the register. If multiple errors occur, only the first error is held in SR4. Bits 32 through 45 define the destination code associated with the error. Table 37 is a decode of these destination bits.

Table 37. Status Register 4 (SR4)

Bits	Name	Description
47	UME	Uncorrectable memory error
46	CME	Correctable memory error
32 through 45	CODE	Destination code (refer to Table 38)

	Bit													
Destination	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Cache read	1	1	1	-					W	ord	ord			
V register read	1	1	0	Register – Element										
S register read	1	0	1	R	egist	ister 0 –								
A register read	1	0	1	R	egist	er	1 –							
T register read	1	0	0		_		0 – Register							
B register read	1	0	0		_		1			Register				
Fetch read	0	1	1		Group				Word					
I/O read	0	1	0		Туре)				Word				
Exchange read	0	0	1				-				1	Word	1	
I/O write	0	0	0		Туре	ype 1								
Processor write	0	0	0	-	0	1	0	A	/S					
Reconfigure	0	0	0	-	1	1	0	_						
Memory error	0	0	0	-	0	0	0	-						

Table 38. Destination Codes

Status register 5 (SR5) bits 32 through 43 contain the syndrome code of the memory error. The information is held until the status register is read.

Status register 6 (SR6) bits 32 through 44 contain the error address for the memory error. These bits are latched into the SR6 on a memory error. The information is held until the status register is read.

Status register 7 (SR7) contains information on LAT faults, register parity errors (RPE), and shared register errors (SRRE). Bits 48 through 54 contain an LAT miss flag for each memory port. Bits 55 through 61 contain an LAT multiple-hit flag for each memory port. Bit 47 is the RPE flag. If this bit sets, then bits 32 through 43 contain the chip number. Bit 46 is the SRRE flag and, if this flag is set, bits 24 through 31 contain the chip number.

Bits	Name	Description
48 through 54	LAT fault	LAT miss
55 through 61	LAT fault	Multiple LAT hit
46	SRRE	Shared register read error
24 through 31		Shared register chip number
47	RPE	Register parity error
32 through 43		RPE chip number

Table 39. Status Register / Bit Definition	Table 39.	Status	Register	7 Bit	Definitions
--	-----------	--------	-----------------	-------	-------------

Table 40. Register Parity Error Code

Octal	Option	Description
001 000	VR0	Vector register V0 pipe 0
001 001	VR1	Vector register V1 pipe 0
001 010	VR2	Vector register V2 pipe 0
001 011	VR3	Vector register V3 pipe 0
001 100	VR4	Vector register V4 pipe 0
001 101	VR5	Vector register V5 pipe 0
001 110	VR6	Vector register V6 pipe 0
001 111	VR7	Vector register V7 pipe 0
010 000	VR8	Vector register V0 pipe 1
010 001	VR9	Vector register V1 pipe 1
010 010	VR10	Vector register V2 pipe 1
010 011	VR11	Vector register V3 pipe 1
010 100	VR12	Vector register V4 pipe 1
010 101	VR13	Vector register V5 pipe 1
010 110	VR14	Vector register V6 pipe 1
010 111	VR15	Vector register V7 pipe 1
011 000	CH0	Data cache bits 0 - 3, 32 - 35 Sect. 0,1,6,7
011 001	CH1	Data cache bits 0 - 3, 32 - 35 Sect. 2,3,4,5
011 010	CH2	Data cache bits 4 - 7, 36 - 39 Sect. 0,1,6,7

Octal	Option	Description
011 011	CH3	Data cache bits 4 – 7, 36 – 39 Sect. 2,3,4,5
011 100	CH4	Data cache bits 8 - 11, 40 - 43 Sect. 0,1,6,7
011 101	CH5	Data cache bits 8 - 11, 40 - 43 Sect. 2,3,4,5
011 110	CH6	Data cache bits 12 - 15, 44 - 47 Sect. 0,1,6,7
011 111	CH7	Data cache bits 12 - 15, 44 - 47 Sect. 2,3,4,5
100 000	CH8	Data cache bits 16 - 19, 48 - 51 Sect. 0,1,6,7
100 001	CH9	Data cache bits 16 - 19, 48 - 51 Sect. 2,3,4,5
100 010	CH10	Data cache bits 20 - 23, 52 - 55 Sect. 0,1,6,7
100 011	CH11	Data cache bits 20 - 23, 52 - 55 Sect. 2,3,4,5
100 100	CH12	Data cache bits 24 - 27, 56 - 59 Sect. 0,1,6,7
100 101	CH13	Data cache bits 24 - 27, 56 - 59 Sect. 2,3,4,5
100 110	CH14	Data cache bits 28 - 31, 60 - 63 Sect. 0,1,6,7
100 111	CH15	Data cache bits 28 - 31, 60 - 63 Sect. 2,3,4,5
101 000	IC0	Instruction buffer bits $0 - 7, 32 - 39$
101 001	IC1	Instruction buffer bits $8 - 15, 40 - 47$
101 010	IC2	Instruction buffer bits 16 – 23, 48 – 55
101 011	IC3	Instruction buffer bits 24 – 31, 56 – 63
110 000	BT0	B and T register bits 0 – 15, 32 – 47
110 001	BT1	B and T register bits $16 - 31, 48 - 63$
110 010	HM0	Test-point buffer and logic monitor
110 011	HM1	Test-point buffer and logic monitor

 Table 40. Register Parity Error Code (continued)

SCALAR CACHE

Each CPU has a scalar data cache. The cache accelerates common memory data access for address register and scalar register read requests. Only address and scalar registers can access the cache.

The data cache has the following features:

- The cache is organized into 8 pages of data. Each page contains 8 lines of 16 words, thus providing 1,024 words of data in the cache. Figure 100 illustrates the logical layout of the cache.
- Cache is parity protected; each 8-bit byte has an associated parity bit. If enabled, a parity error on a cache read will cause an interrupt.
- When an A or S register memory reference is made, one of two things may occur: a *cache hit* or a *cache miss*.
- A and S register store requests are *write-through*. The cache word will be updated if there is a hit; if a miss occurs, no cache lines are requested.
- B, T, and V register store requests cause corresponding cache lines to be set invalid on a cache hit. Store requests on a cache miss have no effect on the cache. B, T, and V register load requests also have no effect on the cache.

Cache Hit

A cache hit is determined using logical addresses, not physical addresses. A cache hit occurs when the following conditions are met:

- A valid page address consisting of address bits 7 through 39, held within the cache, matches the corresponding address bits of a memory request.
- The cache line indicated by bits 4 through 6 of the requesting address is valid within the cache.

Cache Miss

A cache miss occurs when a request from an A or S register load request does not match a page address. When this occurs, the corresponding line is requested from memory and the previously valid page address is set to the new page address. All lines in the new page are set invalid. As the new requested line returns from memory, the new page address is set valid as is the cache line that was requested.

Another type of miss occurs when a memory reference matches the page but not any line in the page, or the page is not valid. When this occurs, 16 sequential words are requested from memory, and the line is set valid.

Cache Addressing

Figure 101 shows how memory addresses are used to determine a cache hit or miss.

Memory Address

Figure 101. Memory Addresses

Potential Cache Problems

Because no communication occurs between caches in different CPUs, the following problem can arise: Two or more CPUs can have data in their respective caches from the same physical address in memory, and one of the CPUs can write data to that memory address. The CPU that wrote the data will update its cache, and the other CPUs will contain old data. This problem can be managed in several ways:

- There are load instructions that bypass cache. These instructions cause the cache line to be invalidated on a cache hit.
- LATs can be set up to define areas of memory that are not cache enabled.
- If the SCE (scalar cache enable) bit is not set in the exchange package, it will prevent the use of cache for that job.

Another problem that can occur is when you go through memory with a stride value of 128; this causes memory to *thrash*. A stride of 128 will use 1 word of 1 line from each cache page; then when you start replacing lines, you will get 16 words back from memory to cache but will be using only 1 word. This problem can be avoided by redesigning user code.

 $\frac{\nu_{\perp}}{\omega_{\perp}}$

CH Option

There are 16 CH options; these options contain all of the cache memory RAMs. The even-numbered CHs hold data from memory sections 0, 1, 6, and 7; the odd-numbered CHs hold data from memory sections 2, 3, 4, and 5.

On a memory write, each CH writes 4 bits to all memory sections. Table 41 shows the bits per option.

	CH000	CH002	CH004	CH006	CH008	CH010	CH012	CH014
Read Data	0 - 3	4 - 7	8 – 11	12 – 15	16 – 19	20 – 23	24 – 27	28 – 31
Sect 0,1,6,7	32 - 35	36 - 39	40 – 43	44 – 47	48 – 51	52 – 55	56 – 59	60 – 63
Write Data	0 – 3	4 – 7	8 – 11	12 – 15	16 – 19	20 – 23	24 – 27	28 – 31
Sect. 0 – 7	CB 0	CB 1	CB 2	CB 3	CB 4	CB 5	CB 6	CB 7
	CH001	CH003	CH005	CH007	CH009	CH011	CH013	CH015
Read Data	0 - 3	4 - 7	8 – 11	12 - 15	16 – 19	20 – 23	24 – 27	28 – 31
Sect 2,3,4, 5	32 - 35	36 - 39	40 – 43	44 - 47	48 – 51	52 – 55	56 – 59	60 – 63
Write Data Sect. 0 – 7	32 – 35 CB 8	36 – 39 CB 9	40 – 43 CB 10	44 – 47 CB 11	48 - 51	52 – 55	56 – 59	60 - 63

Table	41	CH	Ontion	Bits
raute	TI.	\mathbf{u}	Option	DID

Scalar Cache Instructions

Refer to Table 42 for a list of the scalar cache instructions.

Table 42.	Scalar	Cache	Instructions
-----------	--------	-------	--------------

Instruction	CAL	Description
002501	ESC	Enable scalar cache
002601	DSC	Disable and invalidate scalar cache
10 <i>hî</i> 20mn	Ai exp,Ah,BC	Load A <i>i</i> from $((Ah)+exp)$ bypassing data cache and invalidating cache line
10 <i>hi</i> 60 <i>pmn</i>	Ai exp,Ah,BC	Load A <i>i</i> from $((Ah)+exp)$ bypassing data cache and invalidating cache line
12 <i>hi</i> 20mn	Si exp,Ah,BC	Load S <i>i</i> from $((Ah)+exp)$ bypassing data cache and invalidating cache line
12 <i>hi</i> 60 <i>pmn</i>	S <i>i exp</i> ,A <i>h</i> ,BC	Load S <i>i</i> from $((Ah)+exp)$ bypassing data cache and invalidating cache line

Title: CPU Module (CP02) (CRAY T90[™] Series)

Number: HTM-003-0

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this manual?

- _____Troubleshooting
- _____Tutorial or introduction
- _____Reference information
- ____Classroom use

____Other - please explain _____

Using a scale from 1 (poor) to 10 (excellent), please rate this manual on the following criteria and explain your ratings:

Accuracy	
Organization	
Readability	
Physical qualities (binding, printing, page layout)	
Amount of diagrams and photos	
Quality of diagrams and photos	
Completeness (Check one)	
Too much information	
Too little information	

_____Just the right amount of information

Your comments help Hardware Publications and Training improve the quality and usefulness of your publications. Please use the space provided below to share your comments with us. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

NAME		<u> </u>	
JOB TITLE	· · · · · · · · · · · · · · · · · · ·		
FIRM			 CPAY
ADDRESS			 RESEARCH.INC.
CITY	STATE	ZIP	
DATE			
	[or attach your business	card]	

CUT ALONG THIS LINE

Fold