MDB User Guide

(CRAY T90[™] Series)

HDM-009-0

Cray Research Proprietary

Cray Research, Inc.

Record of Revision

REVISION DESCRIPTION

August 1995. Original printing.

Any shipment to a country outside of the United States requires a letter of assurance from Cray Research, Inc.

This document is the property of Cray Research, Inc. The use of this document is subject to specific license rights extended by Cray Research, Inc. to the owner or lessee of a Cray Research, Inc. computer system or other licensed party according to the terms and conditions of the license and for no other purpose.

Cray Research, Inc. Unpublished Proprietary Information - All Rights Reserved.

Autotasking, CF77, CRAY, CRAY-1, Cray Ada, CraySoft, CRAY Y-MP, HSX, MPP Apprentice, SSD, SUPERSERVER, UniChem, UNICOS, and X-MP EA are federally registered trademarks and Because no workstation is an island, CCI, CCMT, CF90, CFT, CFT2, CFT77, ConCurrent Maintenance Tools, COS, CRAY-2, Cray Animation Theater, CRAY APP, CRAY C90, CRAY C90D, Cray C++ Compiling System, CrayDoc, CRAY EL, CRAY J90, Cray NQS, Cray/REELlibrarian, CRAY S-MP, CRAY SUPERSERVER 6400, CRAY T3D, CRAY T90, CrayTutor, CRAY X-MP, CRAY XMS, CRInform, CRI/*Turbo*Kiva, CS6400, CSIM, CVT, Delivering the power . . ., DGauss, Docview, EMDS, HEXAR, IOS, LibSci, ND Series Network Disk Array, Network Queuing Environment, Network Queuing Tools, OLNET, RQS, SEGLDR, SMARTE, SUPERCLUSTER, SUPERLINK, System Maintenance and Remote Testing Environment, Trusted UNICOS, and UNICOS MAX are trademarks of Cray Research, Inc.

Requests for copies of Cray Research, Inc. publications should be directed to:

CRAY RESEARCH, INC. Logistics 6251 South Prairie View Road Chippewa Falls, WI 54729

Comments about this publication should be directed to:

CRAY RESEARCH, INC. Hardware Publications and Training 890 Industrial Blvd. Chippewa Falls, WI 54729

MDB USER GUIDE

MSIM Simulator	3
MDB Bugger/Debugger	3
Starting the Mainframe Simulator with the Bugger/Debugger	4
HPT Classroom Environment	6
Using MDB to Configure the Mainframe Simulator	8
Using Bugs	12
Loading and Applying a Bug into MSIM	12
Removing a Bug	14
Creating Shared Register Bugs	15
Procedure for Creating Register Bugs	16
Viewing the Contents of Registers	18
Viewing Channel Data	20
Using Breakpoints	22
Setting a Breakpoint	23
Running Selected CPUs or All CPUs	25
Using Step Mode to Run a CPU or All CPUs	26

Figures

Figure 1.	Workspace Menu Options to Start Environment 1 with the Simulator	4
Figure 2.	Displaying MME Processes	5
Figure 3.	HPT Classroom Simulator Environment Menu	6
Figure 4.	MSIM Simulator Bugger/Debugger and Configuration Windows	9
Figure 5.	MDB Load Bug Window	13
Figure 6.	MSIM Bugmaker (Shared Registers) Window	15
Figure 7.	VHISP Channel Data Display	21
Figure 8.	LOSP Channel Data Display	21
Figure 9.	Breakpoint Set at Locations 12216c and 12241b	25

This page intentionally left blank.

MSIM Simulator

The mainframe instruction simulator (MSIM) enables you to run diagnostic tests and applications without using mainframe hardware. MSIM runs much like the actual hardware. MSIM is designed to interact with maintenance tools in order to create a realistic maintenance environment. You do not control MSIM directly but instead use MME and the MDB bugger/debugger.

NOTE: The MSIM instruction simulator is currently programmed to simulate CRAY T94 and CRAY T916 systems. (1 to 16 CPUs).

There are three main reasons why the CRAY T90 series MSIM simulator was developed:

- to provide Hardware Publications and Training (HPT) instructors with a tool that allows them to conduct their classes without the availability of the real hardware. More specifically, instructors are able to demonstrate the maintenance tools, teach troubleshooting exercises, and reinforce hardware theory using hardware training simulators. Instructors can produce only a limited number of failures on the real hardware.
- to provide field service engineers with a tool that they can use to practice troubleshooting techniques and to learn diagnostics. They also use simulators as refresher training tools. The MSIM and MDB programs are included in MT-T*x*.*x* maintenance releases.
- to give all students in an HPT classroom the ability to work on the same bug at the same time. Without the MSIM, students have to split up and work in different lab shifts because only a few students can work on a bug at the same time.

MDB Bugger/Debugger

The MSIM bugger/debugger (MDB) program enables you to duplicate hardware errors or load simulated hardware errors (bugs) to practice hardware troubleshooting. The primary uses of the MDB program are to:

- Modify the configuration of the MSIM.
- Insert hardware faults (load bugs) into MSIM and use MME to troubleshoot the simulated hardware faults, and create and load your own bugs.
- View and change active registers and channel data.

- Set breakpoints to step through diagnostic tests. (This feature was very useful for diagnostic developers who did not have early access to CRAY T90 series hardware.)
- Run one instruction at a time (single-step) of a diagnostic test in a CPU.

Starting the Mainframe Simulator with the Bugger/Debugger

You can start the MSIM instruction simulator and MDB from the OpenWindows Workspace menu or from a UNIX command prompt. You can start MME with MSIM or with MSIM and MDB from the MWS workspace menu, as shown in Figure 1:

📕 Workspace					
Programs r	🖅 🛏 Maintenance 1	Fools			
(Maintenance Tools r	DMS2				
Utilities r	JSSD				
Properties	XCFG				
Exit	BOUNDARY SCAN MME NWACS SMARTE SSDE	а ч ч ч ч			
	YIMS	► 	J MME Simu	lator	
	(MME Simulator		ME CE IME env O IME env 1 IME env 2	4	Simulator

Figure 1. Workspace Menu Options to Start Environment 1 with the Simulator

The Simulator and Simulator with Debugger commands are programmed in the menus to use the MME -copy 99 command line option. For example, choosing the menu command shown in Figure 1 executes the following command:

/cri/cme/t32/bin/mme -copy 99 -2 -debug

Copy numbers have been implemented with the CRAY T90 series MSIM instruction simulator to enable MSIM (simulated MME) and MDB to run on the MWS at the same time that the real MME is running. (Copy numbers also enable multiple copies of MME to run on the MWS in order to run diagnostics on different partitions of the mainframe.) You can check to see if multiple copies of MME are running by entering the psmme (process status mme) command as shown in Figure 2.

mws7999\$ psmme|sort
2014 co IW 0:09 bin/mme0s -copy 0
2019 co IW 0:04 bin/mme0c -copy 0
2171 co IW 0:04 scet90s -copy 0
2232 co IW 0:04 bin/msim -copy 99
2234 co IW 0:01 bin/mme12s -copy 99 -sim
2235 co IW 0:04 bin/mme12c -copy 99

Figure 2. Displaying MME Processes

HPT Classroom Environment

You can run MSIM, MDB, and other maintenance tools from the HPT classroom simulator menu. Perform the following procedure to start MME with the simulator and debugger from an HPT classroom workstation.

1. Enter **mme** to display the simulator menu shown in Figure 3.

T HPT Classroom	<u> </u>
Hardware Publications and Training Simulated Maintenance Tools Programs	
CME directory: /cri/cme Simulator Host: UID(copy number): 11 Mainframe: CRAY T90	
<pre>Select program ('k' kills MME/sim programs). 0) MME Environment 0 1) MME Environment 1 2) MME Environment 2 c) MCE/SCE Configuration (Stand-alone) b) MDB Mainframe Simulator Bugger/Debugger d) CME home directory change e) EASE Error Logger 1) LME Logic Monitor Environment m) Mainframe selection menu u) User ID/copy number change k) Kill all MME/simulator programs q) quit(leave MME, etc. running) Your choice =====></pre>	
L	

Figure 3. HPT Classroom Simulator Environment Menu

2. Start the MME environment you want by entering **0**, **1**, or **2**.

The first thing the MME server does is attempt to connect to the System Configuration Environment (SCE) server. If the connection is successful, SCE provides MME with the components available for use by the maintenance system. MME automatically configures itself to use these components.

If a configuration is not available, MME displays the following message:



When you see this message, you need to establish a configuration using SCE before you continue using MME, as described in the following steps.

- 3. Click on Okay to close the configuration server message.
- 4. Select **Utilities -> Configuration** from the MME base window to start the SCE program.



5. Select the **T94** default configuration file. (A configuration file, SCET90.7001.LAST, may already exist under the File -> Load menu.)

☑		SCET90 Configuration (1
(File ⊽) (Edit ⊽) (View ▽) (Properties)
Load Save Delete		System Type: 194 System Serial: 2100 (19)
New	Tester T94	Physical Partitions: $\boxed{1 2}$
Print	T932	Physical Partition:

NOTE: The MSIM instruction simulator does not support CRAY T932 systems.

6. Click on (Apply) and then quit the SCET90 window.

SCE configuration data may be echoed to a console or shell tool window as shown in the following window.

T HPT Classroom	
IOChannelClose(13) MSIM Connection: cmdtype = 1020, cmdval = 20750 MSIM: allowing (Triton) MME connection 13 = IOChannelOpen(ISIM)	
SANITY 000000 000000 017232 064646 I/O LC 000000 000000 014377 075477 I/O LC 000000 000000 014377 075470 I/O LC 000000 000000 014377 075463 I/O LC 000000 000000 014377 075465 I/O LC 000000 000000 014377 075467 I/O LM 000000 000000 016120 000000 I/O LM 174000 000000 000000 I/O LM 174000 000000 000000 I/O LM 174000 000000 014375 122231 I/O LM 000000 000000 014375 122231 I/O LM 174000 000000 000000 I/O LM 174000 000000 000000 I/O LM 174000 000000 014375 122360 I/O LM 174000 000000 014375 122360 I/O LM 000000 000000 014375 122360 I/O LM 000000 000000 016160 000000	
DMA WRT 000000 004102 056540 000100 DMA WRT 174000 000000 000000 CPU LC 000000 004102 054377 075460 CPU LC 000000 004102 054377 075461 CPU LC 000000 004102 054377 075463 IOChannelClose(13)	
addr 0000000000 - 00001777777 (00002000000) : Available 	•

7. Enter **b** from the classroom simulator menu to start the MSIM bugger/debugger (Figure 4, page 9).

Using MDB to Configure the Mainframe Simulator

When MDB is started, it attempts to connect with a simulator version of MME and copy the configuration data that MSIM is using (this configuration data is defined by using SCE). When you bring up MDB, it reads and loads whatever configuration MSIM was set to.

After you have started the mainframe simulator, you can configure the mainframe simulator or use the default configuration. To configure the mainframe simulator, perform the following procedure:

1. Start MDB with the simulator and debugger to display the windows shown in Figure 4.

NOTE: The MSIM Configuration window opens automatically when you start MDB. You can either use the default configuration, or you can configure MSIM yourself.

MSIM Simulator Bugger/Debug	egger (MDE 1.x.x) - SIM [mws7xxx]	🕼 MSIM Condiguration (CRAV 199)
(File 2) (View 2) (Edit 2) (Poperties 2	Utilities 7) (Reset 7)	Mannery Size. 19 512 Kwurdt SSD Type: Nemory File
	N N	SSD Size Store Store Store Store Instruction Enformation Cache On Off Late On Off Auto Cache On Off Late On Off Max Cache On Off Late On Off Max Compute Factor VO 04 10 14 20 24 30 34 Son1 On Off Late On 04 10 14 20 24 30 34 Son1 Toom VO Pactor VO 04 10 14 20 24 30 34 VO Pactor VO 06 12 16 22 26 32 36 NO Toom VO 03 07 13 17 23 27 33 37
	CPUs All Selected CPUs All Selected Cosoble Curream d'ug: nobig Curream d'ug: Aulo Bugm-de	<u> </u>

Figure 4. MSIM Simulator Bugger/Debugger and Configuration Windows

2. Select the appropriate memory size from the Memory Size $\overline{\nabla}$ menu.

NOTE: The memory size of MSIM on HPT classroom workstations is set at 512 Kwords.

Select the type of simulated SSD you want from the SSD Type: 3. selection area (for running SSD diagnostic programs).

Click on *Hemory* to use the MWS-E memory. Click on *file* to use a file on the hard disk. Click in the Dir: field and type the name of the directory you want to use.

4. Select the appropriate SSD size from the SSD Size $\overline{\nabla}$ menu.

NOTE: The Control Point Tuning options have not been implemented.

5. Select one of the following CPU Synchronization types:

causes CPUs to take turns executing so that they are always Sync running the same instructions at the same time (default).



Async | does not synchronize instruction execution.



not currently implemented.

Click on the appropriate setting from the Instruction Buffers area: 6.



- enables instruction buffers in the simulator.
- disables instruction buffers in the simulator. Off



- Auto not currently implemented.
- 7. Click on the appropriate setting from the Cache area:
 - enables simulation of cache hardware. On



- disables cache hardware simulation.
- Click on the appropriate setting from the Lats area: 8.
 - enables LATs in the simulator for LAT testing. On
 - Off disables LATs in the simulator for LAT testing.
- 9. Specify the Compute Factor by either entering the value you want into the Compute Factor field or by dragging the slide bar to the value you want. Click on the 1×, 10×, 100×, 1000×, or Auto compute factor by which you want to multiply the value in the Compute Factor field. (If you have 50 typed into the field and 100× set, the Compute Factor is 5,000.)

The Compute Factor specifies the number of instructions the simulator performs before MME and MDB are updated. The higher the compute factor, the higher the pass counts. The lower the Compute Factor, the more often MME and MDB are updated with data. The higher the Compute Factor, the faster the simulator should run because it does not have to stop to update the display as often.

10. Specify the I/O Factor either by entering the value you want into the I/O Factor field or by dragging the slide bar to the value you want. Click on the 1×, 10×, 100×, 1000×, or Auto I/O Factor by which you want to multiply the value in the I/O Factor field.

The I/O Factor determines the speed at which the simulator updates channel activity. The higher the specified number, the faster channel activity is updated.

11. Select the low-speed channel number you want to configure from the LOSP Loopback area.

12. Specify the channel connections by choosing the connector number from the ☑ next to each channel indicator:



13. From the Max CPUs: 🖾 menu, choose the maximum number of CPUs.

If you click on an individual CPU under Max CPUs:, you configure the CPU. If you deselect a CPU under Max CPUs:, you remove the CPU from the configuration.

- 14. Perform one of the following steps:
 - Click on (Apply) to change the values in MSIM to the values that you have just selected.
 - Click on (Reset) to cancel your changes and restore the previous values.

Using Bugs

With MDB, you can load system-supplied bugs into the MSIM instruction simulator and run the MME control points to identify simulated hardware faults.

The following system-supplied user bug files are available:

- bugcache1
- bugcache2
- bugcache3
- buglat1
- bugmem1
- bugmem2
- bugmem3

- bugreg1
- bugreg1
- bugshr1
- bugshr2
- bugshr3
- bugshr4
- clear_mem_cache_bug
- clear_reg_shr_bug

Refer to the files in /cri/cme/t32/rel/msim/bugdoc for detailed information about the bugs and for troubleshooting hints.

Loading and Applying a Bug into MSIM

To load and apply a bug into the simulator, perform the following procedure:

1. Choose **Properties -> Bug Mode -> User**, as shown at the left.

NOTE: There are no auto-mode bug files.

2. Choose File -> Load -> Bug, as shown at the left. The MDB Load Bug window appears:







Figure 5. MDB Load Bug Window

3. Choose the Dir: 🖾 to specify the directory you want to use or triple click on the Dir field, type the directory name, and press the Return key.

NOTE: Bug files are located in the /cri/cme/t32/usr/msim/mdbuser directory.

- 4. In the Files scroll box, click on the bug you want to load.
- 5. Click on (_____); MDB loads the bug into the simulator. The currently loaded bug is indicated in the Current Bug field.

NOTE: You can also double-click on the bug to load it.

- Choose Utilities -> Bugmaker -> Shared to apply shared register or register bugs or choose Utilities -> Bugmaker -> Memory to apply memory, cache, or LAT bugs.
- 7. From the MSIM Bugmaker window, click on the (Apply) button to apply the bug that is currently loaded.

Removing a Bug

To remove a bug from the CRAY T90 series MSIM instruction simulator, you must load and apply one of the two clear bugs, as shown in the bottom of the MDB Load Bug window (Figure 5). Using the Edit -> Remove Bug command will not completely remove the bug. If you use the Edit -> Remove Bug command, you may receive garbled text in the Current Bug: field.



- Load the clear_mem_cache_bug to remove memory, cache, and LAT bugs.
- Load the clear_reg_shr_bug to remove register and shared register bugs.
- **NOTE:** After loading one of the clear bugs, you should click on the Apply button in the appropriate MSIM Bugmaker window to ensure that the clear bug is applied.

Creating Shared Register Bugs

(Utilities ⊽)	
Bugmaker	

Choose **Utilities** -> **Bugmaker** to begin creating shared register bugs. The MSIM Bugmaker (Shared Registers) window appears, as shown in Figure 6.

NOTE: To access the bugmaker utility, MDB must be in user bug mode.

🖉 MSIM Bugma	ker (Shared Registers)			
Bug Dir: usr/msim/mdbuser,				
Bug File:	Note: In the MSIM cfg window			
Cluster Number: 00	select Sync and Apply before selecting WS and DL bugs			
Register Number: 00				
Shared B Shared T Semaphor	re Semaphore/BS All			
SB/inc Read Write T/S (Clear Set Bload Get			
Source Result WS DL Intermittent Percentage: WS DL Intermittent Percentage: 100 DL DL 0 100 Pick Drop DL 0 100				
User Defined Bugged Bits Format:	Max CPUs: 🔽 1			
Byte Parcel Halfword Word				
User Defined Bugged Bits:	01 05 11 15 01 25 01 35			
Sadd Rug S to A Rug	02 06 12 16 22 26 32 36			
On Off On Off	03 (07 13 17 23 27 33 37			
Apply Apply & Save	Delete Reset			

NOTES: The Sara and Anal options do not work.

Intermittent Percentage indicates the percent of time the bug is not active. (0% means the bug is always active.)

KEY
All = All Shared Registers
Apply = Loads the bug into the simulator
Apply & Save = Loads the bug and saves it as a file
Bload = Broadside Load
BS = Broadside
DL = Deadlock
Get = Get Function
SB/inc. = Shared B Incremental
T/S = Test and Set Instruction
W/S = Wait on Semaphore



Procedure for Creating Register Bugs

You should be aware of the following points before you create a shared register bug:

- MDB allows you to create bugs (shared register and memory) that do not match CRAY T90 series hardware. You need to define bugs that correspond to the hardware.
- If you have a predefined shared register bug loaded, that bug may appear in the Shared Registers window. You will not be able to modify, rename, and save the bug. The Current Bug field in MDB should read nobug before you create your own bugs.
- If you have a predefined bug loaded and you click on the Delete button, you will delete the bug from your msim/mdbuser/directory.

Perform the following procedure to create a shared B register or shared T register bug:

- 1. In the Bug File field, enter a name for the bug you are creating.
- 2. Enter the Cluster Number and Register Number.

(Use an octal number 0 through 21 for the cluster number.)

3. Select the type of shared register bug you want to create along with one of the function types for that type of bug.



NOTE: Currently, the **Source** and **Result** options do not work.

- 4. Click on Pick or Loop to pick or drop a bit.
- 5. Click on by, Pacel, Halfword, or word to specify the format for the bit mask of bits you want to bug.

6. In the User Defined Bugged Bits field, enter a bit mask that indicates the bit(s) you want to bug.

NOTE: Enter shared B register bugged bits in the lower half of the bit mask and semaphore/BS bugged bits in the upper half.

7. Define a value in the Intermittent Percentage field.

Use the slide bar or type in a value to set the percentage of time you want the bug to be inactive. This value specifies how often the bug will not be active. (0% means the bug will always be active.)

- 8. Click on the CPUs you want to bug. (The Max CPUS: 🖾 menu does not work.)
- 9. To apply the bug without saving it, click on (Apply). To apply and save the bug, click on (Apply & Save).

If a bug with the same name already exists, a popup message appears that asks if you want to overwrite the existing bug.

NOTE: To delete the bug selected in the bug file, click on <u>Delete</u>. To reset the window to the last loaded bug, click on <u>Reset</u>.

Viewing the Contents of Registers

Perform the following procedure to view the contents of registers.



1. Choose View -> Registers, as shown at the left. MDB displays the MDB View Registers Setup window:

Q	MDB	Vi	ew Re	egis	ters Setup	
Forn	Format:					
В	lyte		Half		Hex]
Pa	rcel		Word			-
Regi	isters:					
Exc	hange		VO		V4	
B	Regs		V1		V5	
Т	Regs		٧2		V6	
Sha	ared		VЗ		V7	
Size	:			For	it:	
	Small				Small	
М	edium				Medium	
	Large				Large	
X	-Large			;	K-Large	
CPU: O	:			\subset	View	

- Click on a Format [byw, half the (halfword), hexadecimal), Pacel, or word] to indicate in which format the register contents should be displayed.
- Specify which Registers you want to view by clicking on one of the following selections: Exchange, E Page, T Hegs, Shared, U0,
 U1, U2, U3, U4, U5, U6, or U7.
- 4. Click on a Size [small, Medium, Lage, or K-Lage (extra large)] to specify the size of the window that will be displayed.
- 5. Click on a Font [small , Nedium , Lange , or K-Lange (extra large)] to specify the size of the font that will be displayed.
- 6. Double click on the CPU field. Type the number of the CPU that you want to use.

7. Click on <u>View</u>... MDB displays the specified register. For example, if you select CPU 0 exchange registers, the following window appears:

0	CPU0 Regs
CPU P PN XA EX0 EX1 EX2 EX3 EX4	Image: Constraint of the system Constraint of the system <thc< th=""></thc<>
CN (IM (IF (DOO VL OOO MODES OO SCE TRI ESL BDM MM STATS OO VNU FPS WS BML DOOOOOO IRP IUM IFP IOR IPR FEX IBP ICM IMC IRT IIP IIO IPC IDL IMI FNX IAM DOOOOOO RPE MUE FPE ORE PRE EEX BPI MEC MCU RTI ICP IOI PCI DL MII NEX AMI
LAT LAT LAT LAT LAT LAT LAT	D RWXC OO RWXD OO PB 000000000000000000000000000000000

The registers window displays simulated values located in the registers of the MSIM program.

Viewing Channel Data

To view channel data, perform the following procedure:



1. Choose View -> Channels, as shown at the left. MDB displays the MDB View Channels Setup window:

Ø MDB	View Chan	nels Setup							
Format:									
Byte	Half	Hex							
Parcel	Word								
Ch	Channel Type:								
Size:	For	ut:							
Small		Small							
Medium		Medium							
Large		Large							
X-Large		X-Large							
Channel #: 100		View)							

- Click on a Format [brw, Half (halfword), Hexadecimal), Pacel, or word] to indicate in which format the register contents should be displayed.
- Click on a Channel [UHEP (very high-speed channel) or
 [105P (low-speed channel)] to specify the type of channel data you want to view.
- 4. Click on a Size [small, Nedium, Lage, or z-Lage (extra large)] to specify the size of the window that will be displayed.
- 5. Click on a Font [small, Nedium, Lage, or z-Lage (extra large)] to specify the size of the font that will be displayed.
- 6. Double click on the Channel # field. Type the number of the channel you want to use.
- Click on <u>View...</u>. The channel data is displayed in a window. Refer to Figure 7 for an example VHISP Channels window or to Figure 8 for an example LOSP Channels window.

NOTE: The channel numbers inside the VHISP Channels window should start at number 20. The numbers may start at 07 as shown in Figure 7; if this happens, try resizing the window from the menu located inside the VHISP Channels window. Note that channel tests were not tested and may not function properly.

Q)						VH	ISP	Ch	an	nel	s						
ES] CI	0 0 00	EMI-CPU IIO-CPU EMI-CPU IIO-CPU	00 00 20 20	01 01 21 21	02 02 22 22	03 03 23 23	04 04 24 24	05 05 25 25	06 06 26 26	07 07 27 27	10 10 30 30	11 11 31 31	12 12 32 32	13 13 33 33	14 14 34 34	15 15 35 35	16 16 36 36	17 17 37 37
07	CA BI		0000) 1		STA SSD	AT (DA (0000			00 10		DN Tri	ER He	ME e1 d	SE Fr	BE hahl	CT led
10	CĂ BL	00000000	0000))		STA	AT (DA (00 00		<u>DN</u> Int	ER E He	MË eld	SĒ	BE	CT
11	CĂ BI	00000000	0000) 1		STA	AT I	0000			00 10		<u>DN</u> Tnt	ER He	MĒ	SE	BE	CT
12	CA BL		0000	j		STA	AT I				00 00		DN Int	ER He	ME eld	SĒ	BE	CT
13	CA BL			j		STA SSD	AT I				00 00		DN Int	ER E He	ME eld	SĒ	BE	CT
14	ČĂ BL			5		STA SSD	AT I				00 00		DN Int	ER E He	ME eld	SĒ	BE	CT
15	CA BL			5		STA SSD	AT I				00 00		DN Int	ER E He	ME eld	SĒ	BE	CT
16	CĂ BL)		STA SSD	АТ () А ()0)0		DN Int	ER E He	ME eld	SE	BE	CT led

Figure 7. VHISP Channel Data Display

Q					LC)SP	Ch	anr	nels	5						
ESI O CI OO	EMI-CPU IIO-CPU EMI-CPU IIO-CPU	00 0 00 0 20 2 20 2	1 02 1 02 1 22 1 22	03 03 23 23	04 04 24 24	05 05 25 25	06 06 26 26	07 07 27 27	10 10 30 30	11 11 31 31	12 12 32 32	13 13 33 33	14 14 34 34	15 15 35 35	16 16 36 36	17 17 37 37
100 C		0000		ST	AT (0000	0000	000	00		DOI Trai		ERR(OR F	PE/[
101 č	A 00000000	0000		ST	AT (0000	0000	000	00		DO		ERR(PE/[DISC
102 C	A 00000000	0000		ST	AT (0000	0000	000	00		DO		ERR(51d		PE/[DISC
103 č	A 00000000	0000		ST	AT (0000	0000	000	00		DO		ERR(51d		PE/[DISC
104 č	A 00000000	0000		ST	AT (0000	0000	000	00		DO		ERR(ORF	PE/[DISC
105 C	A 00000000	0000		ST	AT (0000	0000	000	00		DOI Tot		ERR(PE/[DISC
106 C	A 00000000	0000		ST	AT (0000	0000	000	00		DO		ERR		PE/[DISC
107 C	A 000000000 L 00000000	0000		ST	AT (0000	0000	000	00		DO		ERR(eld	DR F A Br	PE/D nabl	DISC

Figure 8. LOSP Channel Data Display

Using Breakpoints

A breakpoint consists of a P register address value and a list of CPUs assigned to that breakpoint. When you use a breakpoint and run control points in MME, the CPU stops issuing control point instructions when the P register value reaches the breakpoint for an assigned CPU. A CPU does not begin issuing instructions again until you press (step) or (Run).

Using breakpoints, you can perform the following tasks:

- Set a breakpoint for one or more CPUs.
- Replace an existing breakpoint with a new P register value or assigned CPU(s).
- Enable a breakpoint for each assigned CPU; when you set a breakpoint, the simulator automatically enables the breakpoint.
- Disable a breakpoint for each assigned CPU. This maintains the breakpoint and the assigned CPU relationship, but the breakpoint will not trigger in the assigned CPUs.
- Assign a CPU to one or more breakpoints. Clear or erase a breakpoint.
- Assign more than one CPU to one breakpoint, and all the breakpoints have the same assigned CPUs.
- Assign more than one CPU to more than one breakpoint, and some of the breakpoints have the some of the CPUs assigned, while other breakpoints have other CPUs assigned.
- Select from one to four CPUs for the currently selected breakpoint or for all defined breakpoints (MSIM supports a maximum of four CRAY T90 series CPUs.)

Setting a Breakpoint

To set a breakpoint, perform the following procedure:

- 1. Start an MME environment and load a control point. A control point must be loaded before a breakpoint can be set in MDB.
- 2. Start the MDB bugger/debugger program.
- Choose Edit -> Set Breakpoint to display the MDB Set Breakpoint window:



- 4. Define which CPUs you want assigned to the breakpoint by performing one of the following actions.
 - Use the default CPUs: setting.
 - Click on individual CPUs in the MSIM Simulator Bugger/Debugger base window to select (or deselect) CPUs.
- 5. Perform one of the following actions:
 - To hold all CPUs when the breakpoint is reached in any CPU, click on the Hold All CPUs check box. Go to Step 6.
 - To allow other CPUs to keep running when a CPU reaches a breakpoint, go to Step 6.
- 6. Change the default Base: or Mode: values if needed.

(Edit ⊽)	
Set Breakpoint	
Clear Breekpoint	Þ
Select CPUs	⊳
Deselect CPUs	⊳
Remove Bug	

7. Click on the Address: field, and type the value you want. This example uses 12216c in the Address: field to set the breakpoint at 12126c, as shown:

Ø MDB	Set Breakpoint
Select CP	Us: d Breakpoint's)
	ailable CPUs
Deselect	CPUs:
(Except	Breakpoint's
(<u>AI</u>	
When any CP	' U hits breakpoint: PUs
CPUs:	Base:
Selected	CPU IBA Abs
All	Mode: Insert Replace
Address: 12216ς	Set Clear

- 8. Click on 540.
- 9. Repeat Step 4 through Step 8 to set another breakpoint (this example uses an address of 12241b for the second breakpoint). Refer to Figure 9.
 - **NOTE:** Clicking on individual breakpoints listed in the Breakpoint List: area enables you to quickly see which CPUs are assigned to each breakpoint.

MSIM Simulator Bugger/	′Debi	igger (MDB 1.x.x) ·	- SIN	l [mws7xxx]
File View File File	5 7	Utilities 🔻		(Reset 🔻
00 E <u>12241b</u> RUN [1:)	N/A	<u></u>	N/A	[30]N/A
01 E <u>12241b</u> RUN [1]	N/A	[<u></u>]	N/A	31 N/A
02 E <u>12241b</u> RUN 12	N/A	<u></u>	N/A	32 N/A
03 E <u>12241b</u> RUN 13	N/A	23	N/A	33 N/A
[]04]N∕A []14]	N/A	24	N/A	34 N/A
D5N/A [15]	N/A	25	N/A	35 N/A
D8N/A [18]	N/A	28	N/A	38
[D7]N/A [17]	N/A		N/A	[37]N/A
Breakpoint List: (0 srt.t)		Breakpoints		CPUs
+00000012216c Relative (0 srt.t)		All Selected		All Selected
+00000012241b Relative (0 srt.t)		Enable	\supset	Run
	T	Disable	\supset	Step
		Current Bug:		
		nobug		(Pause)
				Auto Bugmode

Figure 9. Breakpoint Set at Locations 12216c and 12241b

10. With a breakpoint selected, click the <u>Go</u> button in the MME window to run and monitor the control point.

You can select the View -> Listing -> Current command from the MME window to view the listing and instruction addresses for the control point. The View -> Runtime Information -> Current command displays runtime information for the current control point and provides updated information as the control point runs.

Running Selected CPUs or All CPUs

Before performing this procedure, ensure that you have selected the appropriate box: All or Selected CPUs.

To run selected CPUs or all CPUs, click on <u>Run</u>. The specified CPU(s) (<u>All</u> or <u>Salacied</u>) begin issuing instructions until one of the following things occurs:

- A breakpoint is reached
- You click on Pause to pause the CPU(s)
- You click on (Step) to step the CPU(s)
- MME master clears the simulated mainframe

Using Step Mode to Run a CPU or All CPUs

Before starting this procedure, ensure that you have selected one or more CPUs and All or Selected CPUs, as appropriate.

To use step mode to run a selected CPU or all CPUs, perform the following procedure:

- 1. Set a breakpoint in MDB, as described in Step 1 through Step 8 of the "Setting a Breakpoint" procedure.
- 2. With a breakpoint selected, click on the <u>Go</u> button in the MME window and wait until the breakpoint address is reached.
- Click on the
 Image: or Image:
- Click on <u>step</u>. The selected CPU or all CPUs are now in step mode (depending on whether <u>selected</u> or <u>All</u> is specified for the CPUs selection). The CPU(s) in step mode issues the specified number of instructions (unless a breakpoint is reached) and then pauses.

Watch the MME window to ensure that P register or CIP values change when you use step mode to run the CPU(s).