

**CRAY T90™ Series
Hardware Reference Booklet**

CQH-0302-0E0

Cray Research Proprietary



Any shipment to a country outside of the United States requires a letter of assurance from Cray Research, Inc.

This document is the property of Cray Research, Inc. (CRI). The use of this document is subject to specific license rights extended by Cray Research, Inc. to the owner or lessee of a Cray Research, Inc. computer system or other licensed party according to the terms and conditions of the license and for no other purpose.

Cray Research, Inc. Unpublished Proprietary Information — All Rights Reserved.

Autotasking, CF77, CRAY, CRAY-1, Cray Ada, CraySoft, CRAY Y-MP, CRInform, CRI/*Turbo*Kiva, HSX, LibSci, MPP Apprentice, SSD, SUPERCLUSTER, UNICOS, and X-MP EA are federally registered trademarks and Because no workstation is an island, CCI, CCMT, CF90, CFT, CFT2, CFT77, ConCurrent Maintenance Tools, COS, CRAY-2, Cray Animation Theater, CRAY APP, CRAY C90, CRAY C90D, Cray C++ Compiling System, CrayDoc, CRAY EL, CRAY J90, CRAY J90se, Cray NQS, Cray/REELibrarian, CRAY S-MP, CRAY T3D, CRAY T3E, CRAY T90, CrayTutor, CRAY X-MP, CRAY XMS, CSIM, CVT, Delivering the power . . . , DGauss, Docview, EMDS, GigaRing, HEXAR, IOS, ND Series Network Disk Array, Network Queuing Environment, Network Queuing Tools, OLNET, RQS, SEGLDR, SMARTE, SUPERLINK, System Maintenance and Remote Testing Environment, Trusted UNICOS, UNICOS MAX, and UNICOS/mk are trademarks of Cray Research, Inc.

Silicon Graphics and the Silicon Graphics logo are registered trademarks and Origin and Origin2000 are trademarks of Silicon Graphics, Inc.

Annex and Micro Annex are trademarks of Bay Networks, Inc.
Lantronix is a trademark of Lantronix.

Requests for copies of Cray Research, Inc. publications should be directed to:
CRAY RESEARCH, INC.
Customer Service Logistics
1100 Lowater Road
P.O. Box 4000
Chippewa Falls, WI 54729-0078 USA

Comments about this publication should be directed to:
CRAY RESEARCH, INC.
Service Publications and Training
890 Industrial Blvd.
P.O. Box 4000
Chippewa Falls, WI 54729-0078 USA

Record of Revision

Each time this manual is fully revised and reprinted, all change packets to the previous version are incorporated into the new version, and the new version is assigned an alphabetical revision level, which is indicated in the publication number on each page of the manual. A revised manual does not usually contain change bars.

Each time this booklet is revised and reprinted, all changes issued against the previous version are incorporated into the new version, and the new version is indicated by a new date in the footer.

Changes to part of a page are indicated by a change bar in the margin directly opposite the change. A change bar in the footer indicates that most, if not all, of the page is new. If the booklet is rewritten, the revision level changes but the manual does not contain change bars.

Revision	Description
	May 1995. Original printing.
A	June 1995. Corrects references to chassis quadrants and CPU numbering and adds module maps for CP02 and shared modules.
B	July 1995. Corrects references to chassis quadrants and CPU numbering.
C	October 1995. Corrects references to chassis map for CRAY T916 memory module numbering.
D	June 1996. Adds information about the CM03, IO02, and CPE1 modules, and EZIF controller error codes.
E	March 1997. Adds information about the MWS and OWS cabling and the network module.

Contents

Troubleshooting Information

Block Diagram for CP02 Module	1
Block Diagram for CPE1 Module	2
Exchange Package	3
Status Registers for CP02 Module	5
Status Registers for CPE1 Module	6
Destination Codes	7
Syndrome Chart for 1 Bit in Error	8
Syndrome Chart for 2 Bits (1 Byte) in Error	9
Syndrome Decoding Rules	10
EZIF Error Messages	11
Module Chassis Map for CRAY T94 System	14
Module Chassis Map for CRAY T916 System	15
Module Chassis Map for CRAY T932 System	16

Memory

CRAY T94 Memory Chassis Map	17
CRAY T94 Bank Layout for CM02 Module	18
CRAY T94 Bank Layout for Synchronous CM03 Module	19
CRAY T94 Bank Layout for Asynchronous CM03 Module	20
CRAY T94 Memory Address for CM02 Module	21
CRAY T94 System Configuration for CM02 Module	21
CRAY T94 Memory Address for Synchronous CM03 Module	22
CRAY T94 System Configuration for Synchronous CM03 Module	22
CRAY T94 Memory Address for Asynchronous CM03 Module	22
CRAY T94 System Configuration for Asynchronous CM03 Module	22
CRAY T916 Memory Chassis Map	23
CRAY T916 Bank Layout for CM02 Module	24
CRAY T916 Bank Layout for Synchronous CM03 Module	25
CRAY T916 Bank Layout for Asynchronous CM03 Module	26
CRAY T916 Memory Address for CM02 Module	27
CRAY T916 System Configuration for CM02 Module	27
CRAY T916 Memory Address for Synchronous CM03 Module	28

CRAY T916 System Configuration for Synchronous CM03 Module	28
CRAY T916 Memory Address for Asynchronous CM03 Module	29
CRAY T916 System Configuration for Asynchronous CM03 Module	29
CRAY T932 Memory Chassis Map	30
CRAY T932 Bank Layout for CM02 Module	31
CRAY T932 Bank Layout for Synchronous CM03 Module	32
CRAY T932 Bank Layout for Asynchronous CM03 Module	33
CRAY T932 Memory Address for CM02 Module	34
CRAY T932 System Configuration for CM02 Module	34
CRAY T932 Memory Address for Synchronous CM03 Module	35
CRAY T932 System Configuration for Synchronous CM03 Module	35
CRAY T932 Memory Address for Asynchronous CM03 Module	36
CRAY T932 System Configuration for Asynchronous CM03 Module	36
Bit Layout for CM02 Module	37
Bit Layout for Synchronous CM03 Memory Module	38
Bit Layout for Asynchronous CM03 Memory Module	39

Connectors

SIB Connector Layout	40
SIB Connector Pin Layout (Detail B)	41
SIB Connector Pin Layout (Detail D)	42
SIB Connector Pin Layout (Detail C)	43
SIB Connector Pin Layout (Detail E)	44
Edge Connector for CM02/03 Viewed from Layer 1	45
Maintenance Connector for CM02/03	46
MSC Flex Connector for CM02 Viewed from Layer 1	47
MSC Flex Connector for CM03 Viewed from Layer 1	47
Chip Pinouts	48
Cable Bulkhead for CRAY T94 System (IO01 Module)	49
Cable Bulkhead for CRAY T94 System (IO02 Module)	50
Node/Quad Assignments for IO02 Module (Upright)	51
Node/Quad Assignments for IO02 Module (Inverted) at Chassis Locations E1, M1 ..	51
Cable Bulkhead for CRAY T916 and CRAY T932 Systems (IO02 Module)	52
IO1/2 Fuzz-button Connector Pin Assignments	53
I/O Channel Assignments (CRAY T94 System)	54
I/O Channel Assignments (CRAY T916 System)	55
I/O Channel Assignments (CRAY T932 System)	56
Boundary Scan Connector Layout	57

Boundary Scan Module Connectors for CRAY T94 System	58
Boundary Scan Module Connectors for CRAY T916 and CRAY T932 Systems (Quadrants 0 and 1)	59
Boundary Scan Module Connectors for CRAY T932 System (Quadrants 2 and 3) ...	60
MWS Connectors	61
OWS Connectors	62
Micro Annex Connectors	63
Lantronix Concentrator Connectors	64


Module Maps

CP02 Module Board 1	65
CP02 Module Board 2	66
CPE1 Module Board 1	67
CPE1 Module Board 2	68
SR01 Module Board 1	69
SR01 Module Board 2	70
CM02 Module Board 1	71
CM02 Module Board 2	72
CM03 Module Board 1	73
CM03 Module Board 2	74
IO01 Module Board 1	75
IO01 Module Board 2	76
IO02 Module Board 1	77
IO02 Module Board 2	78
NW01 Module Board 1	79
NW01 Module Board 2	80


Note Pages

Notes	81
-------------	----

Block Diagram for CP02 Module



Block Diagram for CPE1 Module



Exchange Package

Memory - Absolute	
ADP	0000000000000100
P	00000110135c A1
PN	000
A0	00060000
A1	00060000
A2	00060000
A3	00060000
A4	00060000
A5	00060000
A6	00060000
A7	00060000
CN	000
VL	000
STATUS	00

- Interrupt Modes
- FP divide by zero ‡
- FP overflow ‡
- FP underflow ‡
- FP not exact ‡
- FP exceptional input ‡
- Address multiply range error ‡
- Enable flag on normal exit
- 00/ij ≠ 0 or 033 instruction
- Deadlock
- Programmable Clock
- I/O
- Interprocessor interrupt
- Real-time clock
- MCU interrupt
- Correctable memory error
- Breakpoint
- Enable flag on error exit
- Program range error
- Operand range error
- Floating point error ‡
- Uncorrelable memory error
- Register parity error

‡ Not used in CPE1 Module
 ‡ Not used in CP02 Module

MODES	000
BR	RST
EBM	IM
MCH	SDH
D1	0E1
LH	
SS	**V
FWB	IF
BB	**N
PSM	
MU	**U
S	L

‡ Bit matrix multiply loaded
 ‡ Waiting on semaphore
 ‡ FP error status ‡
 ‡ Vectors not used
 ‡ Status bit - monitor mode
 ‡ Status bit - user mode
 ‡ FP divide by zero ‡
 ‡ FP overflow ‡
 ‡ FP underflow ‡
 ‡ FP not exact ‡
 ‡ FP exceptional input ‡

Status Registers for CP02 Module

Bits	63	57	52	48	47	40	39	32	31	16	15	0				
SR0	C L N ≠0		B M L		I F I I B B P F O D P S P R M		P M B Y		Processor Number		Cluster Number		a			
SR1																
SR2	Performance Monitors 0 – 17															
SR3	Performance Monitors 20 – 37															
SR4	Error Type Destination Code															
SR5	Error Syndrome															
SR6	Error Address															
SR7	LAT Faults ^b				S R P R E				RPE Chip Number				SRRE Chip Number			
	Multiple Hit		Miss		D C' C' B' B' A' A'		D C' C' B' B' A' A'		E E 11		0 7		0			
Bits	63	61	55	54	48	47	46	43	32	31	24	16	15	0		

^a SR0 bit 0 = monitor mode · maintenance mode · not (SR7 busy)

^b SR7 bits 48 – 61 are set when a LAT fault occurs on the specified memory port

NOTES: Undefined areas can contain any value.
Status register read instruction 073j1 Si SRj (Reading SR2 – SR7 is privileged to monitor mode.)

Status Registers for CPE1 Module

Bits	63	57	52	48	47	40	39	32	31	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
SR0	C L N ≠0	B M L		P M B Y	Processor Number		Cluster Number	S B M	S B U	I B O P	S D C I P	X M E S	N X S S	U N V V	O D N S	I X N	I V V	I V V	I V V	I V V	R M M ^a	R M M ^a						
SR1																												
SR2	Performance Monitors 0 – 17																											
SR3	Performance Monitors 20 – 37																											
SR4	Error Type Destination Code																											
SR5	Error Syndrome																											
SR6	Error Address																											
SR7	LAT Faults ^b											SRRPE					RPE Chip Number					SRRE Chip Number						
	Multiple Hit Miss											11					5					0						
	D' C' B' B' A' A' D' C' C' B' B' A' A'											E E																
Bits	63	61	55	54	48	47	46	43	32	31	24	16	15															0

^a SR0 bit 0 = monitor mode · maintenance mode · not (SR7 busy)
^b SR7 bits 48 – 61 are set when a LAT fault occurs on the specified memory port

NOTES: Undefined areas can contain any value.
 Status register read instruction 073j/1 Si SRj (Reading SR2 – SR7 is privileged to monitor mode.)
 Status register write instruction 073j/5 SRj Si (j = 0 or 7 only)
 Instruction 073/05 (SR0 Sj) writes SR0 bits 1 through 31. The other bits of SR0 and all bits of SR1 through SR7 are read only.
 Instruction 073/75 (SR7 Sj) sends a command to the maintenance channel. This instruction is privileged to monitor mode and maintenance mode.
 SBU and SBM are status bits provided for software. SBM can be written only in monitor mode.

Destination Codes

Destination	Bit														
	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Cache read	1	1	1	–	Word										
V register read	1	1	0	Register	–	Element									
S register read	1	0	1	Register	0	–									
A register read	1	0	1	Register	1	–									
T register read	1	0	0	–	0	–	Register								
B register read	1	0	0	–	1	–	Register								
Fetch read	0	1	1	Group						Word					
I/O read	0	1	0	Type						Word					
Exchange read	0	0	1	–					Word						
I/O write	0	0	0	Type	1										
Processor write	0	0	0	–	0	1	0	A/S							
Reconfigure	0	0	0	–	1	1	0	–							
Memory error	0	0	0	–	0	0	0	–							

NOTE: These codes are on Status Register 4, bits 32 – 45. They show the destination for the data on a memory read.

Syndrome Chart for 1 Bit in Error

Syndrome	Bit	Syndrome	Bit	Syndrome	Bit	Syndrome	Bit	Syndrome	Bit	Syndrome	Bit
0001	64	0501	32	2021	43	3321	47	5170	57		
0002	67	0504	33	2024	6	3612	20	5200	55		
0004	65	0520	34	2120	11	3621	46	5212	19		
0010	68	0525	35	2125	13	4000	75	5242	61		
0020	66	0555	37	2133	15	4012	18	5250	56		
0025	7	0571	36	2136	14	4042	59	5330	58		
0040	69	1000	74	2401	44	4050	22	5505	5		
0052	23	1012	17	2420	38	4240	27	5542	63		
0100	70	1202	48	2425	8	4247	30	6426	10		
0105	0	1210	49	2500	39	4252	29	6612	21		
0124	12	1236	52	2505	3	4255	31	7051	25		
0200	73	1240	50	2521	45	4427	9	7105	4		
0212	16	1252	51	2524	40	4742	62	--	--		
0250	28	1266	53	2664	42	5002	60	--	--		
0400	71	2000	72	2744	41	5040	54	--	--		
0405	1	2005	2	3053	26	5052	24	--	--		

Syndrome Chart for 2 Bits (1 Byte) in Error

Syndrome	Bits	Syndrome	Bits	Syndrome	Bits	Syndrome	Bits	Syndrome	Bits	Syndrome	Bits
0003	64, 67	1417	1, 17	3476	9, 25	6366	15, 31	7634	41, 57		
0014	65, 68	1703	32, 48	4717	4, 20	6371	14, 30	7700	39, 55		
0060	66, 69	1714	33, 49	5475	10, 26	6663	47, 63	7717	3, 19		
0077	7, 23	1733	37, 53	6000	72, 75	7163	46, 62	7763	45, 61		
0300	70, 73	1747	36, 52	6017	2, 18	7403	44, 60	7774	40, 56		
0317	0, 16	1760	34, 50	6063	43, 59	7460	38, 54	6377	13, 29		
0374	12, 28	1777	35, 51	6074	6, 22	7477	8, 24	--	--		
1400	71, 74	3317	5, 21	6360	11, 27	7554	42, 58	--	--		

Syndrome Decoding Rules

Syndrome Rule	Example: Syndrome Bytes ^a						Error Description
	5	4	3	2	1	0	
Syndrome = 0	0	0	0	0	0	0	No error occurred.
Even number of bytes in error	00	00	01	00	01	00	Double- or multiple-byte error.
1 byte is in error	00	01	00	00	00	00	Checksum error. The byte indicates which check bits are in error.
3 or 5 bytes are in error	00	01	01	00	00	01	Single-byte error in data field.

^a 00 = Good Byte
01, 10, 11 = Bad Byte

EZIF Error Messages

Error Message	Cause	Action
No Current Flow!! Reading Was: <voltage>mV Minimum Limit: 1mV.	Actuator cable open or disconnected. Heater loop open. Controller failure.	Check actuation cable connection and replace if necessary. Troubleshoot heater loop. Replace controller.
Excess Current Draw!! Reading Was: <voltage>mV. Maximum Limit: 220mV.	Heater loop shorted. Controller failure. Heater being cooled by some means.	Troubleshoot heater loop. Replace controller. Ensure that the system is completely pumped down so that the connectors are not in contact with the dielectric coolant.
Regulation Fault!! Reading Was: <voltage>mV. Maximum Limit: <200 or 170> mV	Heater loop shorted. Controller failure. Heater being cooled by some means.	Troubleshoot heater loop. Replace controller. Ensure that the system is completely pumped down so that the connectors are not in contact with the dielectric coolant.
Regulation Fault!! Reading Was: <voltage>mV. Maximum Limit: 130 mV	Heater loop shorted. Controller failure. Heater being cooled by some means	Troubleshoot heater loop. Replace controller. Ensure that the system is completely pumped down so that the connectors are not in contact with the dielectric coolant.
Regulation Fault!! Reading Was: <voltage>mV. Maximum Limit: <upper_limit>mV.	Heater loop shorted. Controller failure. Heater being cooled by some means.	Troubleshoot heater loop. Replace controller. Ensure that the system is completely pumped down so that the connectors are not in contact with the dielectric coolant.


EZIF Error Messages

Error Message	Cause	Action
Regulation Time-out!! Reading Was: <voltage>mV. Maximum Limit: <160 or 170>mV.	Heater loop shorted. Controller failure. Heater being cooled by some means.	Troubleshoot heater loop. Replace controller. Ensure that the system is completely pumped down so that the connectors are not in contact with the dielectric coolant.
PRI=Bad SEC=Bad	Primary/Secondary heater matched the configuration for the selected module; resistance errors occurred.	Troubleshoot heater loop.
PRI=Open SEC=Open	Primary/Secondary heater did not match the configuration for the selected module; all pins measure open.	Troubleshoot heater loop.
PRI=CM/IO4/SR4/SIB4 SEC=CM/IO4/SR4/SIB4	Primary/Secondary heater did not match the configuration for the selected module; it matched the configuration for a CM, IO4, SR4, or SIB4 module.	Troubleshoot heater loop.
PRI=CP SEC=CP	Primary/Secondary heater did not match the configuration for the selected module; it matched the configuration for a CP module.	Troubleshoot heater loop.

EZIF Error Messages


Error Message	Cause	Action
PRI=NW SEC=NW	Primary/Secondary heater did not match the configuration for the selected module; it matched the configuration for an NW module.	Troubleshoot heater loop.
PRI=SR8 SEC=SR8	Primary/Secondary heater did not match the configuration for the selected module; it matched the configuration for an SR8 module.	Troubleshoot heater loop.
PRI=SIB5 SEC=SIB5	Primary/Secondary heater did not match the configuration for the selected module; it matched the configuration for an SIB5 module.	Troubleshoot heater loop.
PRI=CPIO/Single SEC=CPIO/Single	Primary/Secondary heater did not match the configuration for the selected module; it matched the configuration for a CPIO/single module.	Troubleshoot heater loop.
PRI=Invalid SEC=Invalid	Primary/Secondary heater did not match the configuration for the selected module or any other module.	Troubleshoot heater loop.

Module Chassis Map for CRAY T94 System




NOTE: Arrows indicate direction of module insertion into the chassis.


Module Chassis Map for CRAY T916 System




Module Chassis Map for CRAY T932 System



CRAY T94 Memory Chassis Map




**CRAY T94 Bank Layout
for CM02 Module**



**CRAY T94 Bank Layout for Synchronous
CM03 Module**


Connector End



Power End


**CRAY T94 Bank Layout for
Asynchronous CM03 Module**

Connector End



Power End


CRAY T94 Memory Address for CM02 Module



CRAY T94 System Configuration for CM02 Module

Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
1 to 4	0	4	8	1	64	128	00, 01, 02	–	03, 04, 05	06 – 30
1 to 4	0	4	8	1	32	64	00, 01, 02	–	03, 04	05 – 29
1 to 4	0	2	4	1	32	64	00, 01	–	02, 03, 04	05 – 29
1 to 4	0	2	4	1	16	32	00, 01	–	02, 03	04 – 28


CRAY T94 Memory Address for Synchronous CM03 Module



CRAY T94 System Configuration for Synchronous CM03 Module

Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
1 to 4	0	4	8	1	128	128	00, 01, 02	–	03, 04, 05, 06	07 – 31
1 to 4	0	4	8	1	64	64	00, 01, 02	–	03, 04, 05	05 – 30
1 to 4	0	2	4	1	64	64	00, 01	–	02, 03, 04, 05	05 – 30
1 to 4	0	2	4	1	32	32	00, 01	–	02, 03, 04	04 – 29


CRAY T94 Memory Address for Asynchronous CM03 Module




CRAY T94 System Configuration for Asynchronous CM03 Module

Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
1 to 4	0	4	8	1	64	128	00, 01, 02	–	03, 04, 05	06 – 31
1 to 4	0	4	8	1	32	64	00, 01, 02	–	03, 04	05 – 30
1 to 4	0	2	4	1	32	32	00, 01, 02	–	02, 03, 04	05 – 30
1 to 4	0	2	4	1	16	32	00, 01	–	02, 03	04 – 29

CRAY T916 Memory Chassis Map




CRAY T916 Bank Layout for CM02 Module




CRAY T916 Bank Layout for Synchronous CM03 Module


Section 0 and Section 1
or
Section 4 and Section 5



**CRAY T916 Bank Layout
for Asynchronous CM03
Module**



CRAY T916 Memory Address for CM02 Module




CRAY T916 System Configuration for CM02 Module

Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
4 to 8	4	8	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 31
4 to 8 ^a	4	8	8	2	64	128	00, 01, 02	03	04, 05	06 – 30
4 to 8 ^a	2	8	4	4	64	128	00, 01	02, 03	04, 05	06 – 30
4 to 8 ^a	2	4	4	2	32	64	00, 01	02	03, 04	05 – 29
4 to 8	4	16	8	8	256	512	00, 01, 02	03, 04, 05	06, 07	08 – 32
4 to 8 ^a	4	8	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 31
4 to 8 ^a	2	8	4	8	128	256	00, 01	02, 03, 04	05, 06	07 – 31
4 to 8 ^a	2	4	4	4	64	128	00, 01	02, 03	04, 05	06 – 30
8 to 16	8	16	8	8	256	512	00, 01, 02	03, 04, 05	06, 07	08 – 32
8 to 16 ^a	8	8	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 31
8 to 16 ^a	4	8	4	8	128	256	00, 01	02, 03, 04	05, 06	07 – 31

^a This indicates a degraded or partitioned system; the system is not usually sold with this configuration.

CRAY T916 Memory Address for Synchronous CM03 Module




CRAY T916 System Configuration for Synchronous CM03 Module

Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
4 to 8	4	8	8	4	256	256	00, 01, 02	03, 04	05, 06, 07	08 – 32
4 to 8 ^a	4	8	8	2	128	128	00, 01, 02	03	04, 05, 06	07 – 31
4 to 8 ^a	2	8	4	4	128	128	00, 01	02, 03	04, 05, 06	07 – 31
4 to 8 ^a	2	4	4	2	64	64	00, 01	02	03, 04, 05	06 – 30
4 to 8	4	16	8	8	512	512	00, 01, 02	03, 04, 05	06, 07, 08	09 – 33
4 to 8 ^a	4	8	8	4	256	256	00, 01, 02	03, 04	05, 06, 07	08 – 32
4 to 8 ^a	2	8	4	8	256	256	00, 01	02, 03, 04	05, 06, 07	08 – 32
4 to 8 ^a	2	4	4	4	128	128	00, 01	02, 03	04, 05, 06	08 – 31
8 to 16	8	16	8	8	512	512	00, 01, 02	03, 04, 05	06, 07, 08	09 – 33
8 to 16 ^a	8	8	8	4	256	256	00, 01, 02	03, 04	05, 06, 07	08 – 32
8 to 16 ^a	4	8	4	8	256	256	00, 01	02, 03, 04	05, 06, 07	08 – 32
8 to 16 ^a	4	8	4	4	128	128	00, 01	02, 03	04, 05, 06	07 – 31

^a This indicates a degraded or partitioned system; the system is not usually sold with this configuration.

CRAY T916 Memory Address for Asynchronous CM03 Module




CRAY T916 System Configuration for Asynchronous CM03 Module


Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
4 to 8	4	8	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 32
4 to 8 ^a	4	8	8	2	64	128	00, 01, 02	03	04, 05	06 – 31
4 to 8 ^a	2	8	4	4	64	128	00, 01	02, 03	04, 05	06 – 31
4 to 8 ^a	2	4	4	2	32	64	00, 01	02	03, 04	05 – 30
4 to 8	4	16	8	8	256	512	00, 01, 02	03, 04, 05	06, 07	08 – 33
4 to 8 ^a	4	8	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 32
4 to 8 ^a	2	8	4	8	128	256	00, 01	02, 03, 04	05, 06	07 – 32
4 to 8 ^a	2	4	4	4	64	128	00, 01	02, 03	04, 05	06 – 31
8 to 16	8	16	8	8	256	512	00, 01, 02	03, 04, 05	06, 07	08 – 33
8 to 16 ^a	8	8	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 32
8 to 16 ^a	4	8	4	8	128	256	00, 01	02, 03, 04	05, 06	07 – 32
8 to 16 ^a	4	8	4	4	64	128	00, 01	02, 03	04, 05	06 – 31

^a This indicates a degraded or partitioned system; the system is not usually sold with this configuration.


CRAY T932 Memory Chassis Map




**CRAY T932 Bank Layout
for CM02 Module**




**CRAY T932 Bank Layout
for Synchronous CM03
Module**



**CRAY T932 Bank Layout
for Asynchronous CM03
Module**



CRAY T932 Memory Address for CM02 Module




CRAY T932 System Configuration for CM02 Module

Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
8	4	32	8	8	512	1,024	00, 01, 02	03, 04, 05	06, 07, 08	09 – 33
8	4	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 32
8 ^a	4	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 31
8	8	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 31
8 ^a	8	8	8	2	64	128	00, 01, 02	03	04, 05	06 – 30
8 ^a	4	4	4	2	64	128	00, 01	02	03, 04, 05	06 – 30
8 ^a	4	4	4	2	32	64	00, 01	02	03, 04	05 – 29
8 to 16	8	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 32
8 to 16 ^a	8	16	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 31
8 to 16 ^a	8	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 31
8 to 16 ^a	4	8	4	4	128	256	00, 01	02, 03	04, 05, 06	07 – 31
16	16	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 32
16 ^a	16	16	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 31
16 ^a	16	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 31
16 ^a	8	8	4	4	128	256	00, 01	02, 03	04, 05, 06	07 – 31
16 to 32	16	32	8	8	512	1,024	00, 01, 02	03, 04, 05	06, 07, 08	09 – 33
16 to 32 ^a	16	32	8	8	256	512	00, 01, 02	03, 04, 05	06, 07	08 – 32
16 to 32 ^a	16	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 32
16 to 32 ^a	8	16	4	8	256	512	00, 01	02, 03, 04	05, 06, 07	08 – 32

^a This indicates a degraded or partitioned system; the system is not usually sold with this configuration.

CRAY T932 Memory Address for Synchronous CM03 Module




CRAY T932 System Configuration for Synchronous CM03 Module

Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
8	4	32	8	8	1,024	1024	00, 01, 02	03, 04, 05	06, 07, 08, 09	10 – 34
8	4	16	8	4	512	512	00, 01, 02	03, 04	05, 06, 07, 08	09 – 33
8 ^a	4	8	8	2	256	256	00, 01, 02	03	04, 05, 06, 07	08 – 32
8	8	8	8	2	256	256	00, 01, 02	03	04, 05, 06, 07	08 – 32
8 ^a	8	8	8	2	128	128	00, 01, 02	03	04, 05, 06	07 – 31
8 ^a	4	4	4	2	128	128	00, 01	02	03, 04, 05, 06	07 – 31
8 ^a	4	4	4	2	64	64	00, 01	02	03, 04, 05	06 – 30
8 to 16	8	16	8	4	512	512	00, 01, 02	03, 04	05, 06, 07, 08	09 – 33
8 to 16 ^a	8	16	8	4	256	256	00, 01, 02	03, 04	05, 06, 07	08 – 32
8 to 16 ^a	8	8	8	2	256	256	00, 01, 02	03	04, 05, 06, 07	08 – 32
8 to 16 ^a	4	8	4	4	256	256	00, 01	02, 03	04, 05, 06, 07	08 – 32
16	16	16	8	4	512	512	00, 01, 02	03, 04	05, 06, 07, 08	09 – 33
16 ^a	16	16	8	4	256	256	00, 01, 02	03, 04	05, 06, 07	08 – 32
16 ^a	16	8	8	2	256	256	00, 01, 02	03	04, 05, 06, 07	08 – 32
16 ^a	8	8	4	4	256	256	00, 01	02, 03	04, 05, 06, 07	08 – 32
16 to 32	16	32	8	8	1,024	1024	00, 01, 02	03, 04, 05	06, 07, 08, 09	10 – 34
16 to 32 ^a	16	32	8	8	512	512	00, 01, 02	03, 04, 05	06, 07, 08	09 – 33
16 to 32 ^a	16	16	8	4	512	512	00, 01, 02	03, 04	05, 06, 07, 08	09 – 33
16 to 32 ^a	8	16	4	8	512	512	00, 01	02, 03, 04	05, 06, 07, 08	09 – 33

^a This indicates a degraded or partitioned system; the system is not usually sold with this configuration.

CRAY T932 Memory Address for Asynchronous CM03 Module



CRAY T932 System Configuration for Asynchronous CM03 Module


Module Counts			Configuration				Address Bits			
Processor	Network	Memory	Sections	Subsections	Banks	MWords	Section	Subsection	Bank	Word
8	4	32	8	8	512	1,024	00, 01, 02	03, 04, 05	06, 07, 08	09 – 34
8	4	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 33
8 ^a	4	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 32
8	8	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 32
8 ^a	8	8	8	2	64	128	00, 01, 02	03	04, 05	06 – 31
8 ^a	4	4	4	2	64	128	00, 01	02	03, 04, 05	06 – 31
8 ^a	4	4	4	2	32	64	00, 01	02	03, 04	05 – 30
8 to 16	8	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 33
8 to 16 ^a	8	16	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 32
8 to 16 ^a	8	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 32
8 to 16 ^a	4	8	4	4	128	256	00, 01	02, 03	04, 05, 06	07 – 32
16	16	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 33
16 ^a	16	16	8	4	128	256	00, 01, 02	03, 04	05, 06	07 – 32
16 ^a	16	8	8	2	128	256	00, 01, 02	03	04, 05, 06	07 – 32
16 ^a	8	8	4	4	128	256	00, 01	02, 03	04, 05, 06	07 – 32
16 to 32	16	32	8	8	512	1,024	00, 01, 02	03, 04, 05	06, 07, 08	09 – 34
16 to 32 ^a	16	32	8	8	256	512	00, 01, 02	03, 04, 05	06, 07	08 – 33
16 to 32 ^a	16	16	8	4	256	512	00, 01, 02	03, 04	05, 06, 07	08 – 33
16 to 32 ^a	8	16	4	8	256	512	00, 01	02, 03, 04	05, 06, 07	08 – 33

^a This indicates a degraded or partitioned system; the system is not usually sold with this configuration.


Bit Layout for CM02 Module

	Bank 4, 5, 6, or 7		Bank 0, 1, 2, or 3		
Chip	D0/Q0	D1/Q1	D0/Q0	D1/Q1	Chip
BA	0 (32)	16 (48)	0 (32)	16 (48)	AA
BB	1 (33)	17 (49)	1 (33)	17 (49)	AB
BC	2 (34)	18 (50)	2 (34)	18 (50)	AC
BD	3 (35)	19 (51)	3 (35)	19 (51)	AD
BE	4 (36)	20 (52)	4 (36)	20 (52)	AE
BF	5 (37)	21 (53)	5 (37)	21 (53)	AF
BG	6 (38)	22 (54)	6 (38)	22 (54)	AG
BH	7 (39)	23 (55)	7 (39)	23 (55)	AH
BI	8 (40)	24 (56)	8 (40)	24 (56)	AI
BJ	9 (41)	25 (57)	9 (41)	25 (57)	AJ
BK	10 (42)	26 (58)	10 (42)	26 (58)	AK
BL	11 (43)	27 (59)	11 (43)	27 (59)	AL
BM	12 (44)	28 (60)	12 (44)	28 (60)	AM
BN	13 (45)	29 (61)	13 (45)	29 (61)	AN
BO	14 (46)	30 (62)	14 (46)	30 (62)	AO
BP	15 (47)	31 (63)	15 (47)	31 (63)	AP
BQ	64 (70)	67 (73)	64 (70)	67 (73)	AQ
BR	65 (71)	68 (74)	65 (71)	68 (74)	AR
BS	66 (72)	69 (75)	66 (72)	69 (75)	AS


Bit Layout for Synchronous CM03 Memory Module




Bit Layout for Asynchronous CM03 Memory Module



SIB Connector Layout




SIB Connector Pin Layout (Detail B)




SIB Connector Pin Layout (Detail D)


Detail D EZIF Connector Numbering Sequence
 CA, CB, CC, CD, CE DA, DB, DC, DD, DE




SIB Connector Pin Layout (Detail C)




SIB Connector Pin Layout (Detail E)




Edge Connector for CM02/03
Viewed from Layer 1



Maintenance Connector for CM02/03




MSC Flex Connector for CM02 Viewed from Layer 1




Numbering sequence applies to stack locations AB BB, AC BC, AD BD, AE BE, AF BF, AG BG, AI BI

MSC Flex Connector for CM03 Viewed from Layer 1




Numbering sequence applies to MSC locations AB BB, AC BC, AD BD, AE BE, AF BF, AG BG, AH BH, AI BI


Chip Pinouts



Cable Bulkhead for CRAY T94 System (IO01 Module)



**Cable Bulkhead for CRAY T94 System
(IO02 Module)**



See next page for node assignments.


**Node/Quad Assignments for IO02
Module (Upright)**

Bulkhead Channel Designator	IO Module Quad Designator
Node 0	Quad 0 Node A
Node 1	Quad 0 Node B
Node 2	Quad 1 Node A
Node 3	Quad 1 Node B
Node 4	Quad 2 Node A
Node 5	Quad 2 Node B
Node 6	Quad 3 Node A
Node 7	Quad 3 Node B

**Node/Quad Assignments for IO02
Module (Inverted) at Chassis
Locations E1, M1**


Bulkhead Channel Designator	IO Module Quad Designator
Node 0	Quad 3 Node A
Node 1	Quad 3 Node B
Node 2	Quad 2 Node A
Node 3	Quad 2 Node B
Node 4	Quad 1 Node A
Node 5	Quad 1 Node B
Node 6	Quad 0 Node A
Node 7	Quad 0 Node B

**Cable Bulkhead for
CRAY T916 and
CRAY T932 Systems
(IO2 Module)**



See previous page for node assignments.

IO1/2 Fuzz-button Connector Pin Assignments



I/O Channel Assignments (CRAY T94 System)

IO Module	CPU Physical Number	Shared Rel. CPU Number	IO Module Quadrant	VHISP Number	LOSP Number	HISP Number	Support Channel Number
A	0	0	0	20	100/101,102/103	400, 401	60/61
	1	1	1	21	104/105,106/107	402, 403	
	2	2	2	22	110/111,112/113	404, 405	
	3	3	3	23	114/115,116/117	406, 407	


I/O Channel Assignments (CRAY T916 System)

IO Module	CPU Physical Number	Shared Rel. CPU Number	IO Module Quadrant	V/HISP Number	LOSP Number	HISP Number	Support Channel Number
I	2	2	0	20	100/101,102/103	400, 401	60/61
	3	3	1	21	104/105,106/107	402, 403	
	4	4	2	22	110/111,112/113	404, 405	
	5	5	3	23	114/115,116/117	406, 407	
	12	12	3	24	120/121,122/123	410, 411	
E	13	13	2	25	124/125,126/127	412, 413	60/61
	14	14	1	26	130/131,132/133	414, 415	
	15	15	0	27	134/135,136/137	416, 417	

I/O Channel Assignments (CRAY T932 System)

IO Module	CPU Physical Number	IO Module Quadrant	V/HISP Number	LOSP Number	HISP Number	Support Channel Number
A	22	0	30	140/141,142/143	420, 421	64/65
	23	1	31	144/145,146/147	422, 423	
	24	2	32	150/151,152/153	424, 425	
	25	3	33	154/155,156/157	426, 427	
E	12	3	24	120/121,122/123	410, 411	62/63
	13	2	25	124/125,126/127	412, 413	
	14	1	26	130/131,132/133	414, 415	
	15	0	27	134/135,136/137	416, 417	
I	2	0	20	100/101,102/103	400, 401	60/61
	3	1	21	104/105,106/107	402, 403	
	4	2	22	110/111,112/113	404, 405	
M	32	3	34	160/161,162/163	430, 431	66/67
	33	2	35	164/165,166/167	432, 433	
	34	1	36	170/171,172/173	434, 435	
	35	0	37	174/175,176/177	436, 437	

Boundary Scan Connector Layout



**Boundary Scan Module Connectors for
CRAY T94 System**

Connector Location	Port Numbers	Destination
CB	7 – 4	C1, A1
EB	23 – 20	C5, C4, C3, C2
FA, EA	--	Maintenance Channel from bulkhead
GA	--	Control System
GB	39 – 36	B1, B2, B3, B4
HA	--	Maintenance Connector
DA, CA	--	Passon Channel from IO module


**Boundary Scan Module Connectors for CRAY T916
and CRAY T932 Systems (Quadrants 0 and 1)**

Connector Location	Port Numbers	Module Destination		External Destination
		Stack	Number	
HA	--	--	--	Maintenance Connector
HB	47 - 44	H	1 - 4	--
HC	43 - 40	L	1 - 4	--
GA	--	--	--	Control System
GB	39 - 36	H	5 - 8	--
GC	35 - 32	L	5 - 8	--
FA, EA	--	--	--	Maintenance Channel from bulkhead
FB	31 - 28	G5, E, I		--
FC	27 - 24	Spare		--
EB	23 - 20	G	1 - 4	--
EC	19 - 16	K	1 - 4	--
DB	15 - 12	F	1 - 4	--
DC	11 - 8	J	1 - 4	--
CB	7 - 4	F	5 - 8	--
CC	3 - 0	J	5 - 8	--
DA, CA	--	--	--	Passon Channel from IO module


**Boundary Scan Module Connectors for
CRAY T932 System (Quadrants 2 and 3)**

Connector Location	Port Number	Module Destination		External Destination
		Stack	Number	
HA	--	--	--	Maintenance Connector
HB	47 – 44	P	1 – 4	--
HC	43 – 40	D	1 – 4	--
GA	--	--	--	Control System
GB	39 – 36	P	5 – 8	--
GC	35 – 32	D	5 – 8	--
FA, EA	--	--	--	Maintenance Channel from bulkhead
FB	31 – 28	G5, A, M		--
FC	27 – 24	Spare		--
EB	23 – 20	O	1 – 4	--
EC	19 – 16	C	1 – 4	--
DB	15 – 12	N	1 – 4	--
DC	11 – 8	J	1 – 4	--
CB	7 – 4	N	5 – 8	--
CC	3 – 0	B	5 – 8	--
DA, CA	--	--	--	Passon Channel from IO module


MWS Connectors




OWS Connectors




Micro Annex™ Connectors




Lantronix Concentrator Connectors




CP02 Module Board 1




CP02 Module Board 2




CPE1 Module Board 1




CPE1 Module Board 2




SR01 Module Board 1




SR01 Module Board 2




CM02 Module Board 1



CM02 Module Board 2




CM03 Module Board 1




CM03 Module Board 2


Pin 1



IO01 Module Board 1




IO01 Module Board 2




IO02 Module Board 1

From top to bottom: QC00 @ RM, QC01 @ RN, QC02 @ RO, QC03 @ RP




IO02 Module Board 2




CM
Side

NW01 Module Board 1

SIB
Side





Notes

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

Notes

.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....

Notes

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

Notes

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

Notes

.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....

