

Cray SV1™ Series Hardware Reference Card

108-0213-001

Silicon Graphics Proprietary
All Rights Reserved

Table of CPU Instructions:

- * These instructions are privileged to monitor mode.
- b Special CAL syntax.
- c These instructions are not supported by CAL Version 2.
- d Bit 2 of the 1 field is equal to 0.
- e These instructions are generated depending on the value of the exponent.

Machine Code	CAL Syntax	Description
000000	ERR	Error Exit
0010j ^a	CA, A; A	Set the CA register for the channel indicated by (A) to (AA) and activate the channel
001000	PASS	This is a no-operation instruction
0011j ^a	CL, A; A	Set the CL register for the channel indicated by (A) to (AA) address
00120 ^a	CL, A	Clear the interrupt flag and error flag for the channel indicated by (A); clear device master clear (output channels only); clear device ready-head (input channels only)
0012j ^{1a}	MC, A	Clear the interrupt flag and error flag for the channel indicated by (A); set device master clear (output channels only); clear device ready-head (input channels only)
00130 ^a	XA, A	Transfer (A) to the XA register
00140 ^a	RT, S	Load the HTC register with (S)
0014j ^{1a}	SIPI, A	Send an interrupt request to CPU (A)
00140 ^{1a}	SIPI	Send an interrupt request to CPU 0
001402 ^a	CPI	Clear the interrupt request
0014j ^{2a}	CLN, A	Load the CLN register with (A)
0014j ^{4a}	PCI, S	Load the II register with (S)
001405 ^a	CCI	Clear the programmable clock interrupt request
001406 ^a	ECl	Enable the programmable clock interrupt request
001407 ^a	DCI	Disable the programmable clock interrupt request
00150 ^{1a}		Select performance monitor
0015j ^{1a}		No operation
00152 ^{1a}		Disable I/O error correction on port D

Silicon Graphics Proprietary

Machine Code	CAL Syntax	Description
001541 ^{1a}		Enable replacement of checkbyte with data for write to memory and the replacement of data with checkbytes for read from memory on ports A, B, and D
001551 ^{1a}		Enable replacement of checkbyte with VA data bits on port A or B write to memory during execution of the 177jk instruction
0016j ^{1b}	VM, 1	Send invalidate cache request to CPU (A)
002000	VL, 1	Transmit 1 to VL register
00200k	VL, A	Transmit (A) to VL register
002100	EPI	Enable interrupt on floating-point error
002200	DFI	Disable interrupt on floating-point error
002210	CEL	Clear the bit mask loaded (BML) bit in the Status Register and Escaping Package. If BML instructions are not enabled in the CPU, 002210 is a no-op.
002300	EHI	Enable interrupt on operand range error
002400	DHI	Disable interrupt on operand range error
002500	DBM	Disable bidirectional memory transfers
002600	EBM	Enable bidirectional memory transfers
002700	CMR	Complete memory references
003000	VM, S	Transfer (S) to VM register
00300 ^b	VM, 0	Clear VM register
0034jk	SMk, 1TS	Invalidate cache and test and set semaphore jk, 0 ≤ jk ≤ 31*10
0036jk	SMk, 0	Clear semaphore jk, 0 ≤ jk ≤ 31*10
0037jk	SMk, 1	Set semaphore jk, 0 ≤ jk ≤ 31*10
004000	EX	Normal exit from the operating system
0050jk	J, Bjk	Jump to (Bjk)
006jkm	J, exp	Jump to exp
007jkm	R, exp	Return jump to exp and set register B000 to (P) + 2
010jkm ^d	JAZ, exp	Jump to exp if (A0) = 0 (j ₂ = 0)
011jkm ^d	JAN, exp	Jump to exp if (A0) ≠ 0 (j ₂ = 0)
012jkm ^d	JAP, exp	Jump to exp if (A0) positive; (A0) ≥ 0 (j ₂ = 0)
013jkm ^d	JAM, exp	Jump to exp if (A0) negative (j ₂ = 0)
014jkm ^d	JSZ, exp	Jump to exp if (S0) = 0 (j ₂ = 0)
015jkm ^d	JSN, exp	Jump to exp if (S0) ≠ 0 (j ₂ = 0)
016jkm ^d	JSP, exp	Jump to exp if (S0) positive (j ₂ = 0)
017jkm ^d	JSM, exp	Jump to exp if (S0) negative (j ₂ = 0)
02000mm ^e	A, exp	Transmit exp mm into AI (020) or transmit ones complement of exp = mm into AI (021) or transmit exp = jk into AI (022)
02100mm		
0222jk ^e		
023j0	A, S	Transmit (S) to AI
023j01	A, VL	Transmit (VL) to AI
024jk	A, Bjk	Transmit (Bjk) to AI
025jk	Bjk, A	Transmit (A) to Bjk

Silicon Graphics Proprietary

Machine Code	CAL Syntax	Description
026j0	A, PS	Transmit the population count of (S) to AI
026j1	A, OS	Transmit the population count parity of (S) to AI
026j7	A, SBj	Transmit (SBj) to AI
027j0	A, ZSj	Transmit leading zero count of (S) to AI
027j7	SBj, A	Transmit (A) to SBj
030jk	A, A+Ak	Transmit the integer sum of (A) and (A) to AI
0300j ^b	A, A	Transmit (A) to AI
030j0 ^b	A, A+1	Transmit the integer sum of (A) and 1 to AI
031jk	A, A-Ak	Transmit the integer difference of (A) and (A) to AI
03100 ^b	A, -1	Transmit -1 to AI
03110 ^b	A, -A	Transmit the negative of (A) to AI
031j0 ^b	A, A-1	Transmit the integer difference of (A) and 1 to AI
032jk	A, A*Ak	Transmit the integer product of (A) and (A) to AI
03300	A, CI	Transmit the channel number of the highest priority interrupt request to AI (j=0)
033j0	A, CA, A	Transmit the current address of the channel (A) to AI (j ≠ 0, k = 0)
033j1	A, CE, A	Transmit the error flag of the channel (A) to AI (j ≠ 0, k = 1)
034jk	Bjk, A, A0	Load (A) words from memory starting at address (A0) to B registers starting at register jk
034j0 ^b	Bjk, A, 0A0	Load (A) words from memory starting at address (A0) to B registers starting at register jk
035jk	A0, Bjk, A	Store (A) words from B registers starting at register jk to memory starting at address (A0)
035j0 ^b	0A0, Bjk, A	Store (A) words from B registers starting at register jk to memory starting at address (A0)
036jk	Tjk, A, A0	Load (A) words from memory starting at address (A0) to T registers starting at register jk
036j0 ^b	Tjk, A, 0A0	Load (A) words from memory starting at address (A0) to T registers starting at register jk
037jk	A0, Tjk, A	Store (A) words from T registers starting at register jk to memory starting at address (A0)
037j0 ^b	0A0, Tjk, A	Store (A) words from T registers starting at register jk to memory starting at address (A0)
04000mm	S, exp	Transmit exp into Si (040) or transmit ones complement of exp into Si (041)
04100mm		
042jk	S, <exp	Form ones mask in Si: exp bits from right; exp = 100g - jk bits
042j0 ^b	S, #<exp	Form zeros mask in Si: exp bits from left; exp = jk bits

Silicon Graphics Proprietary

Machine Code	CAL Syntax	Description
04277 ^b	Si, 1	Enter 1 into Si register
042j0 ^b	Si, -1	Enter -1 into Si register
043jk	Si, >exp	Form ones mask in Si: exp bits from left; exp = jk bits
043j0 ^b	Si, #<exp	Form zeros mask in Si: exp bits from right; exp = 100g - jk bits
04300 ^b	Si, 0	Clear the Si register
044jk	Si, S&Sk	Transmit the logical product of (S) and (S) to Si
044j0 ^b	Si, S&SB	Transmit the sign bit of (S) to Si
044j0 ^b	Si, S&S	Transmit the sign bit of (S) to Si (j ≠ 0)
045jk	Si, #&S	Transmit the logical product of (S) and ones complement of (S) to Si
045j0 ^b	Si, #S&S	Transmit (S) with sign bit cleared to Si
046jk	Si, S^Sk	Transmit the logical difference of (S) and (S) to Si
046j0 ^b	Si, S^SB	Toggle the sign bit of (S); then enter into S
046j0 ^b	Si, S^S	Toggle the sign bit of (S); then enter into S if j ≠ 0
047jk	Si, #S/Sk	Transmit the logical equivalent of (S) and (S) to Si
047j0 ^b	Si, #S/SB	Transmit the logical equivalence of (S) and sign bit to Si
047j0 ^b	Si, #S/S	Transmit the logical equivalence of (S) and sign bit to Si (j ≠ 0)
047j0 ^b	Si, #S/B	Transmit the ones complement of the sign bit into Si
050jk	Si, S/S&Sx	Transmit the logical product of (S) and (S) complement (A0) to Si
050j0 ^b	Si, S/S&SB	Transmit the scalar merge of (S) and sign bit of (S) to Si
051jk	Si, S/Skx	Transmit the logical sum of (S) and (S) to Si
051j0 ^b	Si, S/S	Transmit the logical sum of (S) and sign bit to Si
05100 ^b	Si, SB	Transmit the sign bit into Si
052jk	S0, S<exp	Shift (S) left exp places to S0; exp = jk
053jk	S0, S<exp	Shift (S) right exp places to S0; exp = 100g - jk
054jk	Si, S<exp	Shift (S) left exp places to Si; exp = jk
055jk	Si, S<exp	Shift (S) right exp places to Si; exp = 100g - jk
056jk	Si, S, S<A	Shift (S) and (S) right (A) places to Si
056j0 ^b	Si, S<A	Shift (S) and (S) left (A) places to Si
057jk	Si, S, S<A	Shift (S) and (S) right (A) places to Si
057j0 ^b	Si, S, S<A	Shift (S) and (S) right one place to Si

Silicon Graphics Proprietary

Machine Code	CAL Syntax	Description
06720b ²	Si: S<:A<	Shift (S) right (A) places to Si
0660jk	Si: S<:Sk	Transmit the integer sum of (S) and (Sk) to Si
0611jk	Si: S<:Sk	Transmit the integer difference of (S) and (Sk) to Si
06110b ²	Si: S<:Sk	Transmit the negative of (S) to Si
0621jk	Si: S<:F&Sk	Transmit the floating-point sum of (S) and (Sk) to Si
06220b ²	Si: S<:F&Sk	Transmit the normalized (Sk) to Si
0631jk	Si: S<:F&Sk	Transmit the floating-point difference of (S) and (Sk) to Si
06320b ²	Si: S<:F&Sk	Transmit the normalized negative of (Sk) to Si
0641jk	Si: S<:F&Sk	Transmit the floating-point product of (S) and (Sk) to Si
0642jk	Si: S<:F&Sk	Transmit the half-precision rounded floating-point product of (S) and (Sk) to Si
0651jk	Si: S<:F&Sk	Transmit the rounded full-precision floating-point product of (S) and (Sk) to Si
0661jk	Si: S<:F&Sk	Transmit the reciprocal iteration of 2 minus the floating-point product of (S) and (Sk) to Si
0671jk	Si: S<:F&Sk	Transmit the floating-point reciprocal approximation of (S) to Si
0701jk	Si: S<:BT	Transmit the bit-matrix product of (S) and the matrix BT to Si
07110k	Si: A<	Transmit (A) to Si with no sign extension
07111k	Si: +A<	Transmit (A) to Si with sign extension
0712k	Si: +F&A<	Transmit (A) to Si as an unnormalized floating-point number
07130	Si: 0.6	Transmit 0.75 x 2 ⁶⁴ as a normalized floating-point constant into Si
07140	Si: 0.4	Transmit 0.5 x 2 ⁴⁸ as a normalized floating-point constant into Si
07150	Si: 1.0	Transmit 1.0 as a normalized floating-point constant into Si
07160	Si: 2.0	Transmit 2.0 as a normalized floating-point constant into Si
07170	Si: 4.0	Transmit 4.0 as a normalized floating-point constant into Si
07200	Si: RT	Transmit (RT) to Si
072202	Si: SM	Transmit (SM) to Si
0722j3	Si: STj	Transmit (STj) to Si
07300	Si: VM	Transmit (VM) to Si
07301	Si: SFO	Transmit (SFO) to Si
07302	SM: Si	Transmit (S) to SM
073j3	STj: Si	Transmit (S) to STj
07311 ¹ a ⁶		Transmit the performance counter and status bits to Si
07321 ¹ a ⁶		Increment upper performance counter and transmit status bits to Si

Silicon Graphics Proprietary

Machine Code	CAL Syntax	Description
07323 ¹ a ⁶		Clear all maintenance modes and transmit status bits to Si
07361 ¹ a ⁶		Increment current performance counter (lower) and transmit status bits to Si
0741jk	Si: Tjk	Transmit (Tj) to Si
0751jk	Tj: S	Transmit (S) to Tj
0761jk	Si: VjA<	Transmit (Vj) element (A) to Si
0771jk	VjA<: S	Transmit (S) to Vj element (A)
07720b ²	VjA<: 0	Clear element (A) of register Vj
101000mn	Ai: expAi	Load from address (Ai) + exp to Ai (i ≠ 0)
100000mn	Ai: exp0	Load from (exp) to Ai
100000mn	Ai: exp	Load from (exp) to Ai
10100000	Ai: A<:i	Load from address (Ai) to Ai (i ≠ 0)
111000mn	exp: Ai: Ai	Store (A) to exp
110000mn	exp: 0: Ai	Store (A) to exp
110000mn	exp: Ai: Ai	Store (A) to address (Ai) (i ≠ 0)
11100000	Ai: Ai	Store (A) to address (Ai) (i ≠ 0)
121000mn	Si: expA	Load from address (A) + exp to Si (i ≠ 0)
120000mn	Si: exp0	Load from (exp) to Si
120000mn	Si: exp	Load from (exp) to Si
12100000	Si: A<:i	Load from address (Ai) to Si (i ≠ 0)
131000mn	exp: A<:i: Si	Store (S) to address (Ai) + exp (i ≠ 0)
130000mn	exp: 0: Si	Store (S) to exp
13000000	exp: Si	Store (S) to exp
13100000	Ai: Si	Store (S) to address (Ai) (i ≠ 0)
1401jk	Vj: Sj&A<	Transmit logical products of (S) and (Vj) elements to Vj elements
1411jk	Vj: Vj&A<	Transmit logical products of (S) and (Vj) elements to Vj elements
1421jk	Vj: Sj V<	Transmit logical sums of (S) and (Vj) elements to Vj elements
14220b ²	Vj: V<	Transmit logical sums of (Vj) elements and (Vj) elements to Vj elements
1431jk	Vj: Vj V<	Transmit logical sums of (Vj) elements and (Vj) elements to Vj elements
1441jk	Vj: Sj V<	Transmit logical differences of (S) and (Vj) elements to Vj elements
1451jk	Vj: Vj V<	Transmit logical differences of (Vj) elements and (Vj) elements to Vj elements
14520b ²	Vj: 0	Clear Vj elements
1461jk	Vj: S Vj&VM	Transmit (S) if VM bit = 1; (Vj) element if VM bit = 0 to Vj elements (scalar-vector merge)
14620b ²	Vj: #VM&V<	Vector merge of (Vj) elements and 0 to Vj elements
1471jk	Vj: Vj Vj&VM	Transmit (Vj) element if VM bit = 1; (Vj) element if VM bit = 0 to Vj elements (vector-vector merge)
1501jk	Vj: Vj<:A<	Shift (Vj) elements left (A) places to Vj elements

Silicon Graphics Proprietary

Machine Code	CAL Syntax	Description
15020b ²	Vj: V<:1	Shift (Vj) elements left one place to Vj elements
1511jk	Vj: Vj>:A<	Shift (Vj) elements right (A) places to Vj elements
15120b ²	Vj: Vj>:1	Shift (Vj) elements right one place to Vj elements
1521jk	Vj: Vj>:A<	Double shift (Vj) elements left (A) places to Vj elements
15220b ²	Vj: Vj V<:1	Double shift (Vj) elements left one place to Vj elements
1531jk	Vj: Vj>:A<	Double shift (Vj) elements right (A) places to Vj elements
15320b ²	Vj: Vj>:1	Double shift (Vj) elements right one place to Vj elements
1541jk	Vj: S VjA<	Transmit integer sums of (S) and (Vj) elements to Vj elements
1551jk	Vj: VjA<:V<	Transmit integer sums of (Vj) elements and (Vj) elements to Vj elements
1561jk	Vj: Sj>:V<	Transmit integer differences of (S) and (Vj) elements to Vj elements
15620b ²	Vj: V<	Transmit two's complement of (Vj) elements to Vj elements
1571jk	Vj: Vj>:V<	Transmit integer differences of (Vj) elements and (Vj) elements to Vj elements
1601jk	Vj: S FV<	Transmit floating-point products of (S) and (Vj) elements to Vj elements
1611jk	Vj: Vj>:FV<	Transmit floating-point products of (Vj) elements and (Vj) elements to Vj elements
1621jk	Vj: S FV<	Transmit half-precision rounded floating-point products of (S) and (Vj) elements to Vj elements
1631jk	Vj: Vj>:HV<	Transmit half-precision rounded floating-point products of (Vj) elements and (Vj) elements to Vj elements
1641jk	Vj: Sj>:FV<	Transmit rounded floating-point products of (S) and (Vj) elements to Vj elements
1651jk	Vj: Vj>:FV<	Transmit rounded floating-point products of (Vj) elements and (Vj) elements to Vj elements
1661jk	Vj: Sj>:V<	Transmit 32-bit integer products of (S) and (Vj) elements to Vj elements
1671jk	Vj: Vj>:V<	Transmit reciprocal iteration of 2 minus the floating-point product of (Vj) elements and (Vj) elements to Vj elements
1701jk	Vj: S FV<	Transmit floating-point sums of (S) and (Vj) elements to Vj elements
17020b ²	Vj: +FV<	Transmit normalized (Vj) elements to Vj elements
1711jk	Vj: Vj>:FV<	Transmit floating-point sums of (Vj) elements and (Vj) elements to Vj elements
1721jk	Vj: Sj>:FV<	Transmit floating-point differences of (S) and (Vj) elements to Vj elements
17220b ²	Vj: FV<	Transmit normalized negative of (Vj) elements to Vj elements

Silicon Graphics Proprietary

Machine Code	CAL Syntax	Description
1731jk	Vj: Vj>:FV<	Transmit floating-point differences of (Vj) elements and (Vj) elements to Vj elements
17410	Vj: #Vj	Transmit floating-point reciprocal approximation of (Vj) elements to Vj elements
1741j1	Vj: PjVj	Transmit population count of (Vj) elements to Vj elements
1741j2	Vj: QjVj	Transmit population count parity of (Vj) elements to Vj elements
1741j3	Vj: ZjVj	Transmit the leading zero count of (Vj) elements to Vj elements
1740j4	BMM: Vj	Transmit Vj elements to BT matrix. This load of the 64-register BT matrix clears out allocations of the matrix that are not loaded.
1741j6	Vj: Vj>:BT	Transmit bit-matrix product of (Vj) elements and (BT) to Vj elements
1750j2	VM: VjZ	Set VM bit if (Vj) element = 0
1750j1	VM: VjN	Set VM bit if (Vj) element ≠ 0
1750j2	VM: VjP	Set VM bit if (Vj) element ≥ 0
1750j3	VM: VjM	Set VM bit if (Vj) element < 0 (Vj is negative)
1751j4	Vj: VM: VjZ	Set VM bit if (Vj) element = 0 also, the compressed indices of the Vj element = 0 are stored in Vj
1751j5	Vj: VM: VjN	Set VM bit if (Vj) element ≠ 0 also, the compressed indices of the Vj element ≠ 0 are stored in Vj
1751j6	Vj: VM: VjP	Set VM bit if (Vj) element ≥ 0 also, the compressed indices of the Vj element ≥ 0 are stored in Vj
1751j7	Vj: VM: VjM	Set VM bit if (Vj) element < 0 also, the compressed indices of the Vj element < 0 are stored in Vj elements
1760k	Vj: A0A<	Load (Vj) words from address (A0)
17600	Vj: A0:1	Load (Vj) words from address (A0) incremented by (A) to Vj elements
1761k	Vj: A0V<	Load (Vj) words from address (A0) + (Vj) elements to Vj elements
1770j1	A0:1: Vj	Store (Vj) words from Vj elements to address (A0) incremented by 1
1771j1	A0V<: Vj	Store (Vj) words from Vj elements to address (A0) + (Vj) elements

Silicon Graphics Proprietary