

CRAY T90 SERIES INSTRUCTION SET OVERVIEW

Notational Conventions	2
Instruction Formats	3
One-parcel Instruction Formats	3
Three-parcel Instruction Formats	4
Four-parcel Instruction Format	6
Extended Instruction Set	7
Special Register Values	7
Undefined Instructions	8
Triton-mode Instructions	8
Monitor-mode Instructions	10
IMI-mode Instructions	11
Instruction and Branch Timing	13
Issue Timing	14
Branch Timing	15
Special CAL Syntax Forms	16
Instruction Summary	17

**PRELIMINARY INFORMATION
DO NOT DISSEMINATE**

Figures

Figure 1. Vector Element Layout	2
Figure 2. General Instruction Format	3
Figure 3. One-parcel Instruction Formats	4
Figure 4. Three-parcel Instruction Formats	5
Figure 5. Four-Parcel Instruction Formats	6

Tables

Table 1. Special Register Values	7
Table 2. Triton-mode Instructions	9
Table 3. Monitor-mode Instructions	10
Table 4. IMI-mode Instructions	11
Table 5. Special Indicators	17
Table 6. Instruction Special Indicators	17

This overview describes the CPU instruction set. Depending on the state of the Triton mode (TRI) bit in the exchange package, the CPU operates in one of two modes: Triton mode or C90 mode.

In Triton mode, the A registers are 64 bits wide; bit 63 is the sign bit. (Software written for earlier machines needs to be recompiled before it can run in Triton mode.) In C90 mode, the CRAY T90 series system is binary-compatible with software written for the CRAY C90 computer system. The A registers are 32 bits wide; bit 31 is the sign bit.

Some instructions operate differently in Triton mode than in C90 mode; the following subsections explain these differences.

Notational Conventions

This document uses the following conventions:

- Machine instructions are octal; all other numbers are decimal unless otherwise indicated.
- Register bits are numbered from right to left as powers of 2.
- The letter n represents a specified value.
- Variable parameters are in *italic* type.
- The symbol * designates an arithmetic product.
- The VM register contains the vector mask bits, which consists of two parts: VM0 and VM1. As shown in Figure 1, VM0 contains vector mask bits for elements 0 through 63; VM1 contains vector mask bits for elements 64 through 127.




Figure 1. Vector Element Layout

Instruction Formats

Instructions can be 1 parcel (16 bits), 3 parcels (48 bits), or 4 parcels (64 bits) long. Instructions contain 4 parcels per word. Within a word, parcels are numbered 0 through 3 from left to right.

A 3- or 4-parcel instruction can begin in any parcel of a word and can span a word boundary. For example, a 3-parcel instruction beginning in parcel 3 of a word ends in parcel 1 of the next word. No padding of word boundaries is required. Any parcel position can be addressed in branch instructions.

Figure 2 shows the general instruction format. The first parcel is divided into five fields. The second, third, and fourth parcels each contain a single field. Figure 3 and Figure 4 show how multiparcel instructions are actually stored in memory.




Figure 2. General Instruction Format

One-parcel Instruction Formats

Most instructions are 1-parcel instructions; there are two types of 1-parcel instruction formats as shown in the following list. Figure 3 illustrates these two formats.

- 1-parcel instructions with discrete *j* and *k* fields
- 1-parcel instructions with combined *j* and *k* fields




Figure 3. One-parcel Instruction Formats

In 1-parcel instructions with discrete j and k fields, the j and k fields usually designate operand registers. The i field designates a destination register. Some instructions do not use all three of these fields. Other instructions use the i or k field to provide additional bits for the operation code.

In 1-parcel instructions with combined j and k fields, the jk field usually contains a constant or designates a source or destination register. The i field usually designates a destination or source register. Some instructions use the i field or bit 2 of the j field to provide additional bits for the operation code.

Some 1-parcel instructions of both formats are part of the extended instruction set. For example, they perform different operations when immediately preceded by the extended instruction set (EIS) parcel 005400.

Three-parcel Instruction Formats

Some instructions are 3-parcel instructions. Figure 4 shows the 3-parcel format.

- 3-parcel instruction with field nm as a constant
- 3-parcel instruction with field nm as a branch address
- 3-parcel instruction with field nm as an address displacement

In all three formats, field nm is a 32-bit field with parcel n (the last parcel of the instruction) the most significant parcel.




Figure 4. Three-parcel Instruction Formats

Three-parcel instructions with the *nm* fields as constants transmit a constant value to an A or S register (instructions 020, 021, 040, and 041). The *i* field specifies the destination register. The *j* and *k* fields are not used, except that bits 1 and 2 of the *j* field specify different operations for instructions 020 and 040.

Three-parcel instructions with the *nm* fields as jump addresses are used for all types of jumps (instructions 006 through 017). Instructions 006 and 007 use *i* field bit 0 to distinguish between direct and indirect jumps.

Instruction 006 uses *i* field bit 2 to distinguish between unconditional and conditional jumps. For conditional jumps, instruction 006 uses the *jk* field as the test register designator. Instructions 010 through 017 do not use the *i*, *j*, and *k* fields.

Three-parcel instructions with field *nm* as address displacements are used for A-register and S-register memory references (instructions 10*h* through 13*h*) using normal addressing. The *h* field selects an A register to be used as an address index. The *i* field designates an A or S register as the source or destination of the data. For memory read references (instructions 10*h* and 12*h*) *j* field bit 1 disables/enables bypass of the data cache. Bit 2 of the *j* field must be 0 to indicate a 3-parcel (normal addressing) instruction. The *k* field is not used.

Four-parcel Instruction Format

Figure 5 shows the 4-parcel instruction format. Field *pnm* is a 48-bit field with parcel *p* (the last parcel of the instruction) the most significant parcel.




Figure 5. Four-Parcel Instruction Formats

Four-parcel instructions are used for A- and S-register memory references (instructions 10*h* through 13*h*) using extended addressing. The *h* field selects an A register to be used as an address index. The *i* field designates an A or S register as the source or destination of the data. For memory

read references (instructions 10*h* and 12*h*), *j* field bit 1 disables/enables bypass of the data cache. Bit 2 of the *j* field must be 1 to indicate a 4-parcel (extended addressing) instruction. The *k* field is not used.

Extended Instruction Set

The operation of some 1-parcel instructions is modified when they immediately follow a special instruction parcel (005400). The set of modified instructions is called the extended instruction set (EIS).

Each EIS instruction must be immediately preceded by the instruction parcel 005400 or the instruction performs its normal operation. For example, if instruction 044*ijk* is *not* preceded by parcel 005400, it computes the logical sum of registers *S_j* and *S_k* and transmits the result to register *S_i*. If instruction 044*ijk* is preceded by parcel 005400, it computes the logical sum of registers *A_j* and *A_k* and transmits the result to register *A_i*.

Special Register Values

If register A0 or S0 is referenced in the *h*, *j*, or *k* field of certain instructions, the contents of the respective register are not used; instead, a special operand is generated.

The special operand is available regardless of existing A0 or S0 reservations (and in this case is not checked). This special operand does not alter the actual value of the A0 or S0 register. If register A0 or S0 is used in the *i* field as the operand, the actual value of the register is provided. Cray Assembly Language (CAL) issues a caution-level error message for A0 or S0 when 0 does not apply to the *i* field. Table 1 lists the special register values.

Table 1. Special Register Values

Instruction Field	Operand Value
<i>A_h</i> , <i>h</i> = 0	0
<i>A_j</i> , <i>j</i> = 0	0
<i>A_k</i> , <i>k</i> = 0	1
<i>S_j</i> , <i>j</i> = 0	0
<i>S_k</i> , <i>k</i> = 0	bit 63= 1

Undefined Instructions

Executing an illegal instruction produces undefined results. Some instructions cause an error exit, others are no-ops, etc. However, no illegal instruction will halt/hang the CPU.

Triton-mode Instructions

Triton mode is active when the Triton-mode (TRI) bit in the exchange package modes field is set. Some instructions execute correctly only if the CPU is operating in Triton mode. If a Triton-mode instruction issues while the CPU is operating in C90 mode, the result is undefined. Table 2 lists the instructions that are privileged to Triton mode.

Table 2. Triton-mode Instructions

Machine Instruction	CAL Syntax	Instruction Type
0030 β 0030 β 020 β 20nm 020 β 40nm 027ij1 005400 042ijk 005400 043ijk 005400 044ijk 005400 045ijk 005400 046ijk 005400 047ijk 005400 050ijk 005400 051ijk 005400 052ijk 005400 053ijk 005400 054ijk 005400 055ijk 005400 056ijk 005400 057ijk 073 β 20 073 β 30	VM0 Aj VM1 Aj Ai Ai.exp Ai exp: Ai Ai ZAj Ai <exp Ai >exp Ai Aj&Ak Ai #Ak&Aj Ai Aj!Ak Ai #Aj!Ak Ai Aj!Ai&Ak Ai Aj!Ak A0 Ak<exp A0 A>exp Ai Ak<exp Ai A>exp Ai Ai,Aj<Ak Ai Aj,A>Ak Ai VM0 Ai VM1	Instructions that require 64-bit A registers.
10hi40pnm 10hi60pnm 11hi40pnm 12hi40pnm 12hi60pnm 13hi40pnm	Ai exp,Ah Ai exp,Ah,BC exp,Ah Ai Si exp,Ah Si exp,Ah,BC exp,Ah Si	A- and S-register memory reference instructions that use extended addressing.
006100nm 007100nm	IJ exp IR exp	Indirect jump and indirect return jump instructions.
005400 153ij0 005400 153ij1 005400 176ijk	Vi Vj,[VM] Vi,[VM] Vj Vi:Vj ,A0: Ak, Vk	Vector compress, expand, and double gather instructions.
001501	-	Clear performance monitor pointer.

Monitor-mode Instructions

Monitor mode is active when the monitor mode (MM) bit in the exchange package modes field is set.

Monitor-mode instructions perform specialized functions that are useful to the operating system. These instructions execute normally only if the CPU is in monitor-mode. If a monitor-mode instruction issues while the CPU is in user mode, the instruction is treated as a no operation (no-op) instruction. However, all hold-issue conditions still apply.

In normal user mode, most monitor-mode instructions act as simple no-ops; program execution continues with the next sequential instruction. Instruction $073ij1$ ($j = 2$ through 7) is the only exception. If this instruction is executed in normal user mode, it returns a value of 0 to register S_i .

In interrupt-on-monitor-instruction (IMI) mode, most monitor-mode instructions execute as no-ops, but a monitor instruction interrupt (MII) occurs before the next instruction issues. Instruction $073ij1$ ($j = 2$ through 7) is the only monitor-mode instruction that executes normally when the IMI mode bit is set. Table 3 lists the instructions that are privileged to monitor mode.

Table 3. Monitor-mode Instructions

Machine Instruction	CAL Syntax	Machine Instruction	CAL Syntax
0010 jk ($jk \neq 0$)	CA, A_j A_k	001406	ECI
0011 jk	CL, A_j A_k	001407	DCI
0012 0	CI, A_j	001500	—
0012 1	MC, A_j	001501	—
0012 2	DI, A_j	001600	ESI
0012 3	EI, A_j	001640	BCD
0013 0	XA A_j	0017 jk	BP k A_j
0013 1	A_j XA	023ij6	A_i EA, j
001302	EMI	023ij7	A_i EA, A_j
001303	DMI	027i 2	EA j A_i
0014 0	RT S_j	027i 3	EA, A_j A_i
0014 1	SIPI A_j	033 00	A_i CI
001402	CIPI	033i 0 ($j \neq 0$)	A_i CA, A_j
0014 3	CLN A_j	033i 1 ($j \neq 0$)	A_i CE, A_j
0014 4	PCI S_j	073i 1 ($j = 2-7$)	S_i SR j
001405	CCI	073 05	SR 0 S_i

IMI-mode Instructions

IMI mode is active when the monitor mode (MM) bit in the exchange package modes field is clear and the IMI bit in the exchange package interrupt modes field is set.

IMI mode is a special operating mode designed to facilitate testing of an operating system in a nondedicated CPU. The operating system under test is run under the control of a supervisory program running in monitor mode. The test operating system runs in IMI mode.

The test operating system can run most instructions at full speed. However, monitor-mode instructions and instructions that affect the system environment or the environment of the test operating system are trapped. (Most trapped instructions execute as no-ops, but some execute normally.) After execution of a trapped instruction, an MII occurs. The supervisory program can then simulate the operation of the trapped instruction.

For proper operation, the cluster number (CLN) must be set to 0 when operating in IMI mode. Table 4 lists all instructions that are trapped in IMI mode.

Table 4. IMI-mode Instructions

Machine Instruction	CAL Syntax	Operation When IMI Mode Active	
0010jk (jk ≠ 0)	CA,Aj Ak	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.	
0011jk	CL,Aj Ak		
0012j0	CI,Aj		
0012j1	MC,Aj		
0012j2	DI,Aj		
0012j3	EI,Aj		
0013j0	XA Aj		
0013j1	Aj XA		
001302	EMI		
001303	DMI		
0014j0	RT Sj		
0014j1	SIPI Aj		
001402	CIPI		These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
0014j3	CLN Aj		
0014j4	PCI Sj		
001405	CCI		
001406	ECI		
001407	DCI		
001500	—		

Table 4. IMI-mode Instructions (continued)

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
001501 001600 001640 0017jk 023ij6 023ij7 027ij2 027ij3 073i05	— ESI BCD BPk Aj Ai EA,j Ai EA,Aj EAj Ai EA,Aj Ai SR0 Si	These instructions are privileged to monitor mode. They execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
00200k 072i00 073i01 073i25 (no-op when in maintenance mode)	VL Ak Si RT Si SR0 SR2 Si	These instructions execute normally in IMI mode. An MII interrupt occurs after the instruction executes.
002100 002200 002210 002300 002301 002400 002401 002500 002501 002600 002601	EFI DFI CBL ERI EBP DRI DBP DBM ESC EBM DSC	These instructions execute normally in normal user mode, but execute as no-ops in IMI mode. An MII interrupt occurs after the instruction executes.
0034jk (j2 = 0) 0034jk (j2 = 1) 0036jk (j2 = 0) 0036jk (j2 = 1) 0037jk (j2 = 0) 0037jk (j2 = 1) 027ij6 027ij7 073i02 073ij3 073ij6	SMjk 1,TS SM,Ak 1,TS SMjk 0 SM,Ak 0 SMjk 1 SM,Ak 1 SB,Aj Ai SBj Ai SM Si STj Si ST,Aj Si	Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes.
0064jknm (j2 = 0) 0064jknm (j2 = 1)	JTSjk exp JTS,Ak exp	Because the cluster number must be set to 0 when IMI mode is active, these instructions execute as no-ops. An MII interrupt occurs after the instruction executes. Following the interrupt, the P register points to the second parcel (m field) of the instruction.

Table 4. IMI-mode Instructions (continued)

Machine Instruction	CAL Syntax	Operation When IMI Mode Active
026 <i>ij</i> 4 026 <i>ij</i> 5 026 <i>ij</i> 6 026 <i>ij</i> 7 072 <i>i</i> 02 072 <i>ij</i> 3 072 <i>ij</i> 6	<i>Ai</i> SB, <i>Aj</i> ,+1 <i>Ai</i> SB, <i>j</i> ,+1 <i>Ai</i> SB, <i>Aj</i> <i>Ai</i> SB <i>j</i> <i>Si</i> SM <i>Si</i> ST <i>j</i> <i>Si</i> ST, <i>Aj</i>	These instructions execute normally when IMI mode is active, but the data is blocked from entering register <i>Ai/Si</i> . In addition, because the cluster number must be set to 0 when IMI mode is active, instructions 026 <i>ij</i> 4 and 026 <i>ij</i> 5 do not increment an SB register. An MII interrupt occurs after the instruction executes.
033 <i>i</i> 00 033 <i>ij</i> 0 (<i>j</i> ≠ 0) 033 <i>ij</i> 1 (<i>j</i> ≠ 0)	<i>Ai</i> CI <i>Ai</i> CA, <i>Aj</i> <i>Ai</i> CE, <i>Aj</i>	These instructions execute normally when IMI mode is active, but the data is blocked from entering register <i>Ai</i> . This effectively makes them no-ops. An MII interrupt occurs after the instruction executes.
073 <i>ij</i> 1 (<i>j</i> = 2,3)	<i>Si</i> SR <i>j</i>	This instruction is privileged to monitor mode. It executes normally in IMI mode except that the performance monitor pointer is prevented from advancing. An MII interrupt occurs after the instruction executes.
073 <i>ij</i> 1 (<i>j</i> = 4-7)	<i>Si</i> SR <i>j</i>	This instruction is privileged to monitor mode. It clears register <i>Si</i> to 0 in IMI mode. An MII interrupt occurs after the instruction executes.
073 <i>i</i> 75	SR7 <i>Si</i>	This instruction operates as a no-op unless maintenance mode is active. With maintenance mode active, this instruction operates normally. An MII interrupt occurs after the instruction executes. NOTE: Normal use of this instruction requires checking of register SR0 bit 0 before executing the instruction. Because the instruction that does the checking (073 <i>i</i> 01) is trapped in IMI mode, it is recommended that instruction 073 <i>i</i> 75 not be used in IMI mode.

Instruction and Branch Timing

The instruction buffer attempts to keep ahead of instruction issue; this reduces instruction waiting times. Because the instruction set is complex and is executing in a complex environment, issue timing might not seem deterministic (due to things such as variable wait times for memory conflicts). However, some general rules can be stated for events that occur within a CPU.

Issue Timing

Although the instruction word that is the destination of a branch request is the first word requested from memory (followed by the remainder of the instruction block in circular order) instruction words can enter the stack in any order. (Eight words at a time are requested so that the 32-word block is requested over 4 clock periods.) Priority conflicts, however, can lengthen the request time.

The issue logic has five valid flags. The first flag corresponds to the branch address word. The next three flags correspond to the following 3 words (unless the branch address is 3 words or less from the end of a 32-word address block). The last flag indicates the validity of the remainder of the address block.

When the first valid flag sets, the issue unit retrieves the corresponding word from the buffer and starts issuing instructions. At the time the first parcel is issued, a request for the next word is made. The issue unit can request a new instruction word every 4 clock periods (CPs), corresponding to the maximum issue rate. The maximum issue rate is four 1-parcel instructions with no dependencies issued in 4 clock periods.

Issue continues until the next instruction word is required. If the next instruction word is available, issue continues; if the next word is not available, issue halts after the last complete instruction. (Instructions split across word boundaries are never issued until all parcels are available to the issue unit.) This sequence continues for the first four instruction words/valid flags.

Because the fifth valid flag indicates the validity of the remaining 28 words of the instruction block, issue halts after 4 instruction words unless the entire instruction block is available. This is true even if the first instruction issued is in the middle of the instruction block, with one exception. If the next sequential instruction word of the block enters the buffer in the same clock period that issue would halt, that word is sent to the issue unit without waiting.

In order to reduce delays caused by memory access times, a prefetch of the next sequential 32-word instruction block is requested when the 25th word (8th word from the end) of the current instruction block is entered or when a branch is done into the last 8 words of the current block. If the next instruction block is already in the buffer, it does not have to be fetched from memory. If the current block is still being fetched when the request for the next block occurs, the next block is not fetched until the current fetch is completed; the hardware can perform only one instruction fetch at a time.

A delay occurs if the first word of the next sequential instruction block is needed while the current block is still being fetched. In this case, issue halts after the last word of the first block until the first word of the next block is fetched.

If an out-of-stack branch occurs while the next sequential block is waiting to be prefetched, the prefetch is aborted and the block containing the branch address is fetched instead. Issue of instructions at the branch address will be delayed until the fetch of the current block is completed, a fetch of the block containing the branch address can begin, and the requested instruction word is available from the instruction buffer.

If an in-stack branch occurs (either to the current block or to another block in the buffer) while the next sequential block is waiting to be prefetched, the prefetch is aborted. Because the word at the branch address is already in the buffer, no fetch is needed and issue continues without delay.

Branch Timing

In issuing, just like other instructions, a branch instruction is affected by instruction buffer timing and issue interlocks. In addition, timing is affected by branch success and by the destination address of the branch. Even if the destination address is currently in the instruction stack, timing is further affected by, for example, the destination parcel address and by the size (number of parcels) of the destination instruction.

Two timing numbers are given for branches: issue time and branch time. The issue time corresponds to the number of parcels in the instruction; most branch instructions are 3 parcels long and therefore take 3 clock periods to issue. The branch time listed is the minimum additional time required to complete an in-stack branch.

Branch fall-through, for conditional branches, requires no additional time. If a branch that is taken completes in 10 clock periods (3 CPs to issue and 7 CPs branch time) the fall-through time for that instruction is 3 CPs.

To the times listed, add additional time according to the rules in the following list. This time is in addition to the time required for out-of-stack instruction issues discussed previously and applies only to branches that are taken.

- If the destination parcel is parcel 0, no additional time is added.
- If the destination parcel is parcel 1 and the destination instruction is a 4-parcel instruction, add 1 CP to the branch time. (If it is not a 4-parcel instruction, do not add any time.)
- If the destination is parcel 2 and that instruction is a single parcel, add 1 CP. If it is a multiparcel instruction, add 2 CPs.
- If the destination parcel is parcel 3, add 2 CPs.

This timing can create a special case. If a branch to a multiparcel instruction in parcel 2 can be converted from a branch to a single parcel instruction in parcel 1 (even an inserted no-op before the multiparcel instruction), a CP can be saved even if the multiparcel instruction is not moved. (What would have been a 2-CP wait is converted to 1 CP to issue the single-parcel instruction.) If a 3-parcel instruction can be moved from parcel 2 to parcel 1, two CPs are saved.

Special CAL Syntax Forms

Certain machine instructions can be generated from two or more different CAL instructions. Any of the operations performed by special instructions can be performed by instructions in the basic CAL instruction set. For example, the following CAL instructions generate instruction 002000, which transmits a 1 to the vector length (VL) register:

- VL A0 (normal CAL syntax)
- VL 1 (special CAL syntax)

The first instruction is the basic form of the instruction, which takes advantage of the special case in which $(Ak) = 1$ if $k = 0$. The second instruction is a special syntax form that provides the programmer with a more convenient notation for the special case.

In several cases, a single CAL syntax can generate several different machine instructions. These cases provide for transmitting the value of an expression to an A register or S register, or for shifting A register or S register contents. For example, the CAL instruction $A_i \text{ exp}$ generates instruction 020, 021, or 022, depending on the value of *exp*. The assembler uses *exp* to determine which instruction to generate.

Instruction Summary

Table 5 lists the special indicators that apply to many of the instructions. When one or more of these indicators applies to a specific instruction, the indicator is shown as a superscript letter following the machine instruction.

Table 6 lists, in numerical order, all instructions in the CRAY T90 series instruction set. Included for each instruction is the machine instruction, the CAL syntax, and a brief description.

Table 5. Special Indicators

Superscript	Description
N	New instruction (not available on CRAY C90 system)
V	New version of CRAY C90 instruction
T	Triton mode only
D	Difference in operation between Triton mode and C90 mode
M	Monitor mode only
O	Maintenance mode only

Table 6. Instruction Special Indicators

Machine Instruction	CAL Syntax	Description
000000	ERR	Error exit.
001000	PASS	Pass (no operation).
0010 jk ($jk \neq 0$) ^M	CA, A_j A_k	Set channel (A_j) CA register (A_k) and activate channel.
0011 jk ^M	CL, A_j A_k	Set channel (A_j) CL register (A_k).
0012 ρ ^M	CI, A_j	Clear interrupt flag and error flag for channel (A_j). Clear Device Master Clear (output channels only). Enable channel interrupt.
0012 $j1$ ^M	MC, A_j	Clear interrupt flag and error flags for channel (A_j). Set Device Master Clear (output channels only). Clear Ready Held (input channels only). Enable channel interrupt.
0012 $\rho 2$ ^M	DI, A_j	Disable channel A_j interrupt.
0012 β ^M	EI, A_j	Enable channel A_j interrupt.
0013 ρ ^M	XA A_j	Transmit (A_j) to exchange address.
0013 $j1$ ^{NM}	A_j XA	Transmit exchange address to A_j .

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax	Description
001302 ^M	EMI	Enable monitor interrupt mode (set EIM to 1).
001303 ^M	DMI	Disable monitor interrupt mode (clear EIM to 0).
0014j0 ^M	RT Sj	Transmit (Sj) to real-time clock.
0014j1 ^M	SIPI Aj	Send inter-CPU interrupt to CPU (Aj).
001402 ^M	CIPI	Clear inter-CPU interrupt.
0014j3 ^M	CLN Aj	Transmit (Aj) to cluster number register.
0014j4 ^M	PCI Sj	Transmit (Sj) to programmable clock.
001405 ^M	CCI	Clear programmable clock interrupt (clear PCI to 0).
001406 ^M	ECI	Enable programmable clock interrupt (set IPC to 1).
001407 ^M	DCI	Disable programmable clock interrupt (clear IPC to 0).
001500 ^M	—	Clear all performance monitor counters.
001501 ^{NTM}	—	Clear performance monitor pointer.
001600 ^M	ESI	Enable system I/O interrupts (set SEI to 1).
001640 ^{NM}	BCD	Broadcast cluster detach.
0017jk ^M	BP,k Aj	Transmit (Aj) to breakpoint address k (k = 0 or 1).
00200k	VL Ak	Transmit (Ak) to vector length register.
002100	EFI	Enable interrupt on floating-point error (set IFP to 1).
002200	DFI	Disable interrupt on floating-point error (clear IFP to 0).
002210	CBL	Clear bit matrix loaded bit (clear BML to 0).
002300	ERI	Enable interrupt on operand range error (set IOR to 1).
002301	EBP	Enable interrupt on breakpoint (set IBP to 1).
002400	DRI	Disable interrupt on operand range error (clear IOR to 0).
002401	DBP	Disable interrupt on breakpoint (clear IBP to 0).
002500	DBM	Disable bidirectional memory transfers (clear BDM to 0).
002501 ^N	ESC	Enable scalar cache (set SCE to 1).
002600	EBM	Enable bidirectional memory transfers (set BDM to 1).
002601 ^N	DSC	Disable and invalidate scalar cache (clear SCE to 0).
002700	CMR	Complete memory references.

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax	Description
002704	CPA	Complete port reads and writes (ports A, B, and C).
002705	CPR	Complete port reads (ports A and B).
002706	CPW	Complete port writes (port C).
0030j ^D	VM0 Sj	Transmit (Sj) to VM0.
0030j ^I	VM1 Sj	Transmit (Sj) to VM1.
0030j ^{NT}	VM0 Aj	Transmit (Aj) to VM0.
0030j ^{NT}	VM1 Aj	Transmit (Aj) to VM1.
0034jk (j = 0)	SMjk 1,TS	Test and set semaphore jk (jk = 0 – 37 ₈).
0034jk (j = 1)	SM,Ak 1,TS	Test and set semaphore (Ak).
0036jk (j = 0)	SMjk 0	Clear semaphore jk (jk = 0 – 37 ₈).
0036jk (j = 1)	SM,Ak 0	Clear semaphore (Ak).
0037jk (j = 0)	SMjk 1	Set semaphore jk (jk = 0 – 37 ₈).
0037jk (j = 1)	SM,Ak 1	Set semaphore (Ak).
00400k ^V	EXk	Exit k.
0050jk	J Bjk	Jump to Bjk.
0051jk ^O	JINV Bjk	Jump to Bjk (invalidate instruction buffers).
006000nm	J exp	Jump to exp.
006100nm ^{NT}	IJ exp	Jump to address in exp.
0064jknm (j = 0)	JTSjk exp	Jump to exp if SMjk = 1; else set SMjk.
0064jknm (j = 1)	JTS,Ak exp	Jump to exp if SM(Ak) = 1; else set SM(Ak).
007000nm	R exp	Return jump to exp; set B00 to (P)+3.
007100nm ^{NT}	IR exp	Return jump to address in exp; set B00 to (P)+3.
010000nm ^D	JAZ exp	Jump to exp if (A0) = 0.
011000nm ^D	JAN exp	Jump to exp if (A0) ≠ 0.
012000nm ^D	JAP exp	Jump to exp if (A0) ≥ 0.
013000nm ^D	JAM exp	Jump to exp if (A0) < 0.
014000nm	JSZ exp	Jump to exp if (S0) = 0.
015000nm	JSN exp	Jump to exp if (S0) ≠ 0.
016000nm	JSP exp	Jump to exp if (S0) ≥ 0.
017000nm	JSM exp	Jump to exp if (S0) < 0.
02000nm ^D	Ai exp	Transmit nm to Ai bits 0 – 31; Ai bits 32 – 63 = 0.
02020nm ^{NT}	Ai Ai:exp	Transmit nm to Ai bits 0 – 31; Ai bits 32 – 63 unchanged.
02040nm ^{NT}	Ai exp: Ai	Transmit nm to Ai bits 32 – 63; Ai bits 0 – 31 unchanged.

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax	Description
021j00nm ^D	Ai exp	Transmit not(<i>nm</i>) to Ai bits 0 – 31; Ai bits 32 – 63 = 1.
022ijk	Ai exp	Transmit <i>jk</i> to Ai bits 0 – 5; Ai bits 6 – 63 = 0.
023ij0 ^D	Ai Sj	Transmit (<i>Sj</i>) to Ai.
023j01	Ai VL	Transmit (<i>VL</i>) to Ai.
023ij6 ^{NM}	Ai EA,j	Transmit exit address <i>j</i> to Ai.
023ij7 ^{NM}	Ai EA,Aj	Transmit exit address (<i>Aj</i>) to Ai.
024ijk ^D	Ai Bjk	Transmit (<i>Bjk</i>) to Ai.
025ijk ^D	Bj Ai	Transmit (<i>Ai</i>) to Bjk.
026ij0	Ai PSj	Transmit population count of (<i>Sj</i>) to Ai.
026ij1	Ai QSj	Transmit population count parity of (<i>Sj</i>) to Ai.
026ij2 ND	Ai PAj	Transmit population count of (<i>Aj</i>) to Ai.
026ij3 ND	Ai QAj	Transmit population count parity of (<i>Aj</i>) to Ai.
026ij4 ^D	Ai SB,Aj,+1	Transmit (<i>SB(Aj)</i>) to Ai; increment <i>SB(Aj)</i> by 1.
026ij5 ^D	Ai SBj,+1	Transmit (<i>SBj</i>) to Ai; increment (<i>SBj</i>) by 1.
026ij6 ^D	Ai SB,Aj	Transmit (<i>SB(Aj)</i>) to Ai.
026ij7 ^D	Ai SBj	Transmit (<i>SBj</i>) to Ai.
027ij0	Ai ZSj	Transmit leading zero count of (<i>Sj</i>) to Ai.
027ij1 ^{NT}	Ai ZAj	Transmit leading zero count of (<i>Aj</i>) to Ai.
027ij2 ^{NM}	EAj Ai	Transmit (<i>Ai</i>) to exit address <i>j</i> .
027ij3 ^{NM}	EA,Aj Ai	Transmit (<i>Ai</i>) to exit address (<i>Aj</i>).
027ij6 ^D	SB,Aj Ai	Transmit (<i>Ai</i>) to <i>SB(Aj)</i> .
027ij7 ^D	SBj Ai	Transmit (<i>Ai</i>) to <i>SBj</i> .
030ijk ^D	Ai Aj+Ak	Transmit integer sum of (<i>Aj</i>) and (<i>Ak</i>) to Ai.
031ijk ^D	Ai Aj-Ak	Transmit integer difference (<i>Aj</i>) and (<i>Ak</i>) to Ai.
032ijk ^D	Ai Aj*Ak	Address multiply.
033j00 ^{DM}	Ai CI	Transmit channel number of highest-priority interrupt request to Ai.
033ij0 (<i>j</i> ≠ 0) ^{DM}	Ai CA,Aj	Transmit current address of channel (<i>Aj</i>) to register Ai.
033ij1 (<i>j</i> ≠ 0) ^{DM}	Ai CE,Aj	Transmit status/error word of channel (<i>Aj</i>) to register Ai.
034ijk ^D	Bjk,Ai ,A0	Transmit (<i>Ai</i>) words from common memory starting at address (<i>A0</i>) to B registers starting at register <i>jk</i> .
035ijk ^D	,A0 Bjk,Ai	Transmit (<i>Ai</i>) words from B registers starting at register <i>jk</i> to memory starting at address (<i>A0</i>).

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax	Description
036 <i>ijk</i> ^D	<i>Tjk,Ai</i> ,A0	Transmit (<i>Ai</i>) words from memory starting at address (A0) to T registers starting at register <i>jk</i> .
037 <i>ijk</i> ^D	,A0 <i>Tjk,Ai</i>	Transmit (<i>Ai</i>) words from T registers starting at register <i>jk</i> to memory starting at address (A0).
04000 <i>nm</i>	<i>Si</i> <i>exp</i>	Transmit <i>nm</i> to <i>Si</i> bits -31 ; <i>Si</i> bits $32-63 = 0$.
04020 <i>nm</i>	<i>Si</i> <i>Si.exp</i>	Transmit <i>nm</i> to <i>Si</i> bits $0-31$; <i>Si</i> bits $32-63$ unchanged.
04040 <i>nm</i>	<i>Si</i> <i>exp:Si</i>	Transmit <i>nm</i> to <i>Si</i> bits $32-63$; <i>Si</i> bits $0-31$ unchanged.
04100 <i>nm</i>	<i>Si</i> <i>exp</i>	Transmit not(<i>nm</i>) to <i>Si</i> bits $0-31$; <i>Si</i> bits $32-63 = 1$.
042 <i>ijk</i>	<i>Si</i> < <i>exp</i>	Form ones mask in <i>Si</i> <i>exp</i> bits from right; <i>jk</i> field gets $100_8 - exp$.
005400 042 <i>ijk</i> ^{NT}	<i>Ai</i> < <i>exp</i>	Form ones mask in <i>Ai</i> <i>exp</i> bits from right; <i>jk</i> field gets $100_8 - exp$.
043 <i>ijk</i>	<i>Si</i> > <i>exp</i>	Form ones mask in <i>Si</i> <i>exp</i> bits from left; <i>jk</i> field gets <i>exp</i> .
005400 043 <i>ijk</i> ^{NT}	<i>Ai</i> > <i>exp</i>	Form ones mask in <i>Ai</i> <i>exp</i> bits from left; <i>jk</i> field gets <i>exp</i> .
044 <i>ijk</i>	<i>Si</i> <i>Sj&Sk</i>	Transmit logical product of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i> .
005400 044 <i>ijk</i> ^{NT}	<i>Ai</i> <i>Aj&Ak</i>	Transmit logical product of (<i>Aj</i>) and (<i>Ak</i>) to <i>Ai</i> .
045 <i>ijk</i>	<i>Si</i> # <i>Sk&Sj</i>	Transmit logical product of (<i>Sj</i>) and one's complement of (<i>Sk</i>) to <i>Si</i> .
005400 045 <i>ijk</i> ^{NT}	<i>Ai</i> # <i>Ak&Aj</i>	Transmit logical product of (<i>Aj</i>) and one's complement of (<i>Ak</i>) to <i>Ai</i> .
046 <i>ijk</i>	<i>Si</i> <i>Sj!Sk</i>	Transmit logical difference of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i> .
005400 046 <i>ijk</i> ^{NT}	<i>Ai</i> <i>Aj!Ak</i>	Transmit logical difference of (<i>Aj</i>) and (<i>Ak</i>) to <i>Ai</i> .
047 <i>ijk</i>	<i>Si</i> # <i>Sj!Sk</i>	Transmit logical equivalence of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i> .
005400 047 <i>ijk</i> ^{NT}	<i>Ai</i> # <i>Aj!Ak</i>	Transmit logical equivalence of (<i>Aj</i>) and (<i>Ak</i>) to <i>Ai</i> .
050 <i>ijk</i>	<i>Si</i> <i>Sj!Si&Sk</i>	Merge (<i>Si</i>) and (<i>Sj</i>) to <i>Si</i> using (<i>Sk</i>) as mask.
005400 050 <i>ijk</i> ^{NT}	<i>Ai</i> <i>Aj!Ai&Ak</i>	Merge <i>Ai</i> and <i>Aj</i> to <i>Ai</i> using (<i>Ak</i>) as mask.
051 <i>ijk</i>	<i>Si</i> <i>Sj!Sk</i>	Transmit logical sum of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i> .
005400 051 <i>ijk</i> ^{NT}	<i>Ai</i> <i>Aj!Ak</i>	Transmit logical sum of (<i>Aj</i>) and (<i>Ak</i>) to <i>Ai</i> .
052 <i>ijk</i>	<i>S0</i> <i>Sk<exp</i>	Shift (<i>Si</i>) left <i>exp</i> = <i>jk</i> places to <i>S0</i> .
005400 052 <i>ijk</i> ^{NT}	<i>A0</i> <i>Ak<exp</i>	Shift (<i>Ai</i>) left <i>exp</i> = <i>jk</i> places to <i>A0</i> .
053 <i>ijk</i>	<i>S0</i> <i>Sb>exp</i>	Shift (<i>Si</i>) right <i>exp</i> = $100_8 - jk$ places to <i>S0</i> .
005400 053 <i>ijk</i> ^{NT}	<i>A0</i> <i>Ab>exp</i>	Shift (<i>Ai</i>) right <i>exp</i> = $100_8 - jk$ places to <i>A0</i> .
054 <i>ijk</i>	<i>Si</i> <i>Sk<exp</i>	Shift (<i>Si</i>) left <i>exp</i> = <i>jk</i> places to <i>Si</i> .
005400 054 <i>ijk</i> ^{NT}	<i>Ai</i> <i>Ak<exp</i>	Shift (<i>Ai</i>) left <i>exp</i> = <i>jk</i> places to <i>Ai</i> .

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax	Description
055ijk	$S_i \quad S_j \triangleright exp$	Shift (S_i) right $exp = 100_8 - jk$ places to S_i .
005400 055ijk ^{NT}	$A_i \quad A_j \triangleright exp$	Shift (A_i) right $exp = 100_8 - jk$ places to A_i .
056ijk ^D	$S_i \quad S_j, S_j \triangleleft Ak$	Shift (S_i) and (S_j) left (Ak) places to S_i .
005400 056ijk ^{NT}	$A_i \quad A_j, A_j \triangleleft Ak$	Shift (A_i) and (A_j) left (Ak) places to A_i .
057ijk ^D	$S_i \quad S_j, S_j \triangleright Ak$	Shift (S_j) and (S_i) right (Ak) places to S_i .
005400 057ijk ^{NT}	$A_i \quad A_j, A_j \triangleright Ak$	Shift (A_j) and (A_i) right (Ak) places to A_i .
060ijk	$S_i \quad S_j + Sk$	Transmit integer sum of (S_j) and (Sk) to S_i .
061ijk	$S_i \quad S_j - Sk$	Transmit integer difference of (S_j) and (Sk) to S_i .
062ijk	$S_i \quad S_j + FSk$	Transmit floating-point sum of (S_j) and (Sk) to S_i .
063ijk	$S_i \quad S_j - FSk$	Transmit floating-point difference of (S_j) and (Sk) to S_i .
064ijk	$S_i \quad S_j * FSk$	Transmit floating-point product of (S_j) and (Sk) to S_i .
065ijk	$S_i \quad S_j * HSk$	Transmit half-precision rounded floating-point product of (S_j) and (Sk) to S_i .
066ijk	$S_i \quad S_j * RSk$	Transmit rounded floating-point product of (S_j) and (Sk) to S_i .
067ijk	$S_i \quad S_j / ISk$	Transmit $2 - (S_j) * (Sk)$ to S_i (reciprocal iteration).
070ij0	$S_i \quad /HS_j$	Transmit floating-point reciprocal approximation of (S_j) to S_i .
070ij1 ^N	$V_i \quad Cl, S_j \& VM$	Transmit compressed index of (S_j) controlled by (VM) to V_i .
070ij6 ^N	$S_i \quad S_j * BT$	Transmit bit-matrix product of (S_j) and (BT) to S_i .
071i0k ^D	$S_i \quad Ak$	Transmit (Ak) with no sign extension to S_i .
071i1k ^D	$S_i \quad +Ak$	Transmit (Ak) with sign extension to S_i .
071i2k ^D	$S_i \quad +FAk$	Transmit (Ak) as unnormalized floating-point number to S_i .
071i30	$S_i \quad 0.6$	Transmit 0.75×2^{48} as normalized floating-point constant to S_i .
071i40	$S_i \quad 0.4$	Transmit 0.4_8 as normalized floating-point constant to S_i .
071i50	$S_i \quad 1.0$	Transmit 1.0 as normalized floating-point constant to S_i .
071i60	$S_i \quad 2.0$	Transmit 2.0 as normalized floating-point constant to S_i .
071i70	$S_i \quad 4.0$	Transmit 4.0 as normalized floating-point constant to S_i .
072i00	$S_i \quad RT$	Transmit real-time clock to S_i .
072i02 ^V	$S_i \quad SM$	Transmit semaphores to S_i .
072i33	$S_i \quad ST_j$	Transmit (ST_j) register to S_i .

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax		Description
072j6 ^V	<i>Si</i>	ST, <i>Aj</i>	Transmit ST(<i>Aj</i>) to <i>Si</i> .
07300	<i>Si</i>	VM0	Transmit (VM0) to <i>Si</i> .
07310	<i>Si</i>	VM1	Transmit (VM1) to <i>Si</i> .
07320 ^{NT}	<i>Ai</i>	VM0	Transmit (VM0) to <i>Ai</i> .
07330 ^{NT}	<i>Ai</i>	VM1	Transmit (VM1) to <i>Ai</i> .
073j1 ^{VM}	<i>Si</i>	SR <i>j</i>	Transmit (SR <i>j</i>) to <i>Si</i> (monitor mode only for <i>j</i> = 2 – 7).
07302 ^V	SM	<i>Si</i>	Transmit (<i>Si</i>) to semaphores.
073j3	ST <i>j</i>	<i>Si</i>	Transmit (<i>Si</i>) to ST <i>j</i> .
07305	SR0	<i>Si</i>	Transmit (<i>Si</i>) bits 48 – 52 to SR0.
07325 ^o	SR2	<i>Si</i>	Advance performance monitor pointer.
07375 ^{vo}	SR7	<i>Si</i>	Transmit (<i>Si</i>) to maintenance channel.
073j6 ^V	ST, <i>Aj</i>	<i>Si</i>	Transmit (<i>Si</i>) to ST (<i>Aj</i>).
074ijk	<i>Si</i>	T <i>jk</i>	Transmit (T <i>jk</i>) to <i>Si</i> .
075ijk	T <i>jk</i>	<i>Si</i>	Transmit (<i>Si</i>) to T <i>jk</i> .
076ijk	<i>Si</i>	V <i>j</i> , <i>Ak</i>	Transmit (V <i>j</i> element (<i>Ak</i>)) to <i>Si</i> .
077ijk	V <i>i</i> , <i>Ak</i>	S <i>j</i>	Transmit (S <i>j</i>) to V <i>i</i> element (<i>Ak</i>).
10h00nm ^D	<i>Ai</i>	<i>exp</i> , <i>Ah</i>	Load <i>Ai</i> from ((<i>Ah</i>) + <i>exp</i>).
10h20nm ND	<i>Ai</i>	<i>exp</i> , <i>Ah</i> ,BC	Load <i>Ai</i> from ((<i>Ah</i>) + <i>exp</i>) bypassing data cache and invalidating cache line.
10h40pnm ^{NT}	<i>Ai</i>	<i>exp</i> , <i>Ah</i>	Load <i>Ai</i> from ((<i>Ah</i>) + <i>exp</i>).
10h60pnm ^{NT}	<i>Ai</i>	<i>exp</i> , <i>Ah</i> ,BC	Load <i>Ai</i> from ((<i>Ah</i>) + <i>exp</i>) bypassing data cache and invalidating cache line.
11h00nm ^D	<i>exp</i> , <i>Ah</i>	<i>Ai</i>	Store (<i>Ai</i>) to ((<i>Ah</i>) + <i>exp</i>).
11h40pnm ^{NT}	<i>exp</i> , <i>Ah</i>	<i>Ai</i>	Store (<i>Ai</i>) to ((<i>Ah</i>) + <i>exp</i>).
12h00nm	<i>Si</i>	<i>exp</i> , <i>Ah</i>	Load <i>Si</i> from ((<i>Ah</i>) + <i>exp</i>).
12h20nm ^N	<i>Si</i>	<i>exp</i> , <i>Ah</i> ,BC	Load <i>Si</i> from ((<i>Ah</i>) + <i>exp</i>) bypassing data cache and invalidating cache line.
12h40pnm ^{NT}	<i>Si</i>	<i>exp</i> , <i>Ah</i>	Load <i>Si</i> from ((<i>Ah</i>) + <i>exp</i>).
12h60pnm ^{NT}	<i>Si</i>	<i>exp</i> , <i>Ah</i> ,BC	Load <i>Si</i> from ((<i>Ah</i>) + <i>exp</i>) bypassing data cache and invalidating cache line.
13h00nm	<i>exp</i> , <i>Ah</i>	<i>Si</i>	Store (<i>Si</i>) to ((<i>Ah</i>) + <i>exp</i>).
13h40pnm ^{NT}	<i>exp</i> , <i>Ah</i>	<i>Si</i>	Store (<i>Si</i>) to ((<i>Ah</i>) + <i>exp</i>).
140ijk	V <i>i</i>	S <i>j</i> &V <i>k</i>	Transmit logical products of (S <i>j</i>) and (V <i>k</i> elements) to V <i>i</i> elements.
141ijk	V <i>i</i>	V <i>j</i> &V <i>k</i>	Transmit logical products of (V <i>j</i> elements) and (V <i>k</i> elements) to V <i>i</i> elements.

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax	Description
142ijk	$V_i \quad S_j \vee V_k$	Transmit logical sums of (S_j) and (V_k elements) to V_i elements.
143ijk	$V_i \quad V_j \vee V_k$	Transmit logical sums of (V_j elements) and (V_k elements) to V_i elements.
144ijk	$V_i \quad S_j \vee V_k$	Transmit logical differences of (S_j) and (V_k elements) to V_i elements.
145ijk	$V_i \quad V_j \vee V_k$	Transmit logical differences of (V_j elements) and (V_k elements) to V_i elements.
146ijk	$V_i \quad S_j \vee V_k \& VM$	Merge (S_j) and (V_k elements) to V_i elements using (VM) as mask.
147ijk	$V_i \quad V_j \vee V_k \& VM$	Merge (V_j elements) and (V_k elements) to V_i elements using (VM) as mask.
150ijk ^D	$V_i \quad V_j \ll A_k$	Shift (V_j elements) left (A_k) places to V_i elements.
005400 150i0	$V_i \quad V_j \ll V_0$	Shift (V_j elements) left (V_0 elements) places to V_i elements.
151ijk ^D	$V_i \quad V_j \gg A_k$	Shift (V_j elements) right (A_k) places to V_i elements.
005400 151i0	$V_i \quad V_j \gg V_0$	Shift (V_j elements) right (V_0 elements) places to V_i elements.
152ijk	$V_i \quad V_j, V_j \ll A_k$	Double shift (V_j elements) left (A_k) places to V_i elements.
005400 152ijk	$V_i \quad V_j, A_k$	Transfer (V_j elements) starting at element (A_k) to V_i elements.
153ijk	$V_i \quad V_j, V_j \gg A_k$	Double shift (V_j elements) right (A_k) places to V_i elements.
005400 153i0 ^{NT}	$V_i \quad V_j, [VM]$	Compress V_j by (VM) to V_i .
005400 153j1 ^{NT}	$V_i, [VM] \quad V_j$	Expand V_j by (VM) to V_i .
154ijk	$V_i \quad S_j + V_k$	Transmit integer sums of (S_j) and (V_k elements) to V_i elements.
155ijk	$V_i \quad V_j + V_k$	Transmit integer sums of (V_j elements) and (V_k elements) to V_i elements.
156ijk	$V_i \quad S_j - V_k$	Transmit integer differences of (S_j) and (V_k elements) to V_i elements.
157ijk	$V_i \quad V_j - V_k$	Transmit integer differences of (V_j elements) and (V_k elements) to V_i elements.
160ijk	$V_i \quad S_j * FV_k$	Transmit floating-point products of (S_j) and (V_k elements) to V_i elements.
161ijk	$V_i \quad V_j * FV_k$	Transmit floating-point products of (V_j elements) and (V_k elements) to V_i elements.
162ijk	$V_i \quad S_j * HV_k$	Transmit half-precision rounded floating-point products of (S_j) and (V_k elements) to V_i elements.

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax		Description
163ijk	V_i	$V_j^*HV_k$	Transmit half-precision rounded floating-point products of (V_j elements) and (V_k elements) to V_i elements.
164ijk	V_i	$S_j^*RV_k$	Transmit rounded floating-point products of (S_j) and (V_k elements) to V_i elements.
165ijk	V_i	$V_j^*RV_k$	Transmit rounded floating-point products of (V_j elements) and (V_k elements) to V_i elements.
166ijk ^D	V_i	$S_j^*V_k$	Transmit integer products of (S_j) and (V_k elements) to V_i elements.
167ijk	V_i	$V_j^*V_k$	Transmit 2 – the integer products of (V_j elements) and (V_k elements) to V_i elements (reciprocal iteration).
170ijk	V_i	S_j+V_k	Transmit floating-point sums of (S_j) and (V_k elements) to V_i elements.
171ijk	V_i	V_j+V_k	Transmit floating-point sums of (V_j elements) and (V_k elements) to V_i elements.
172ijk	V_i	S_j-V_k	Transmit floating-point differences of (S_j) and (V_k elements) to V_i elements.
173ijk	V_i	V_j-V_k	Transmit floating-point differences of (V_j elements) and (V_k elements) to V_i elements.
174ij0	V_i	$/HV_j$	Transmit floating-point reciprocal approximation of (V_j elements) to V_i elements.
174ij1	V_i	PV_j	Transmit population count of (V_j elements) to V_i elements.
174ij2	V_i	QV_j	Transmit population count parity of (V_j elements) to V_i elements.
174ij3	V_i	ZV_j	Transmit leading zero count of (V_j elements) to V_i elements.
1740j4	BMM	LV_j	Transmit V_j elements 0 – 63 to B matrix.
1740j5 ^N	BMM	UV_j	Transmit V_j elements 64 – 127 to B matrix.
174ij6	V_i	V_j^*BT	Transmit bit-matrix product of (V_j) and (B^T) to V_i .
1750j0	VM	V_j,Z	Set VM bit if (V_j element) = 0.
1750j1	VM	V_j,N	Set VM bit if (V_j element) \neq 0.
1750j2	VM	V_j,P	Set VM bit if (V_j element) \geq 0.
1750j3	VM	V_j,M	Set VM bit if (V_j element) $<$ 0.
175ij4	V_i,VM	V_j,Z	Set VM bit if (V_j element) = 0 and store compressed indices of V_j elements = 0 in V_i .
175ij5	V_i,VM	V_j,N	Set VM bit if (V_j element) \neq 0 and store compressed indices of V_j elements \neq 0 in V_i .
175ij6	V_i,VM	V_j,P	Set VM bit if (V_j element) \geq 0 and store compressed indices of V_j elements \geq 0 in V_i .

Table 6. Instruction Special Indicators (continued)

Machine Instruction	CAL Syntax	Description
175j7	$V_i, VM \quad V_j, M$	Set VM bit if (V_j element) < 0 and store compressed indices of V_j elements < 0 in V_i .
1760k	$V_i \quad ,A0, Ak$	Load V_i from memory starting at address (A0) and incrementing by (Ak).
1761k	$V_i \quad ,A0, Vk$	Load V_i from memory using addresses (A0) + (Vk).
005400 176ijk ^{NT}	$V_i:V_j \quad ,A0: Ak, Vk$	Load V_i from memory using addresses (A0) + (Vk) and load V_j from memory using addresses (Ak) + (Vk).
1770jk	$,A0, Ak \quad V_j$	Store (V_j) to memory starting at address (A0) and increment by (Ak).
1771jk	$,A0, Vk \quad V_j$	Store (V_j) to memory using addresses (A0) + (Vk).

Reader Comment Form

Title: **CRAY T90™ Series**
Instruction Set Overview
Preliminary Information

Number: **HTM-xxx-x**
September 1994

Your feedback on this publication will help us provide better documentation in the future. Please take a moment to answer the few questions below.

For what purpose did you primarily use this document?

Troubleshooting
 Tutorial or introduction
 Reference information
 Classroom use
 Other - please explain _____

Using a scale from 1 (poor) to 10 (excellent), please rate this document on the following criteria and explain your ratings:

Accuracy _____
 Organization _____
 Readability _____
 Physical qualities (binding, printing, page layout) _____
 Amount of diagrams and photos _____
 Quality of diagrams and photos _____

Completeness (Check one)

Too much information _____
 Too little information _____
 Just the right amount of information

Your comments help Hardware Publications and Training improve the quality and usefulness of your publications. Please use the space provided below to share your comments with us. When possible, please give specific page and paragraph references. We will respond to your comments in writing within 48 hours.

NAME _____
JOB TITLE _____
FIRM _____
ADDRESS _____
CITY _____ STATE _____ ZIP _____
DATE _____

[or attach your business card]



OUT ALONG THIS LINE

Fold



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES



BUSINESS REPLY CARD
FIRST CLASS PERMIT NO 6184 ST. PAUL, MN
POSTAGE WILL BE PAID BY ADDRESSEE



**Attn: Hardware Publications and Training
890 Industrial Boulevard
Chippewa Falls, WI 54729**

Fold

STAPLE